FPGA-Based Circuit Model Emulation of Quantum Algorithms
It can be shown that if quantum algorithms run on quantum computers, their processing speeds improve exponentially compared to their classical counterparts. However, due to the lack of quantum computers circuit model of quantum algorithms are currently simulated using classical computers to verify t...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 404 |
|---|---|
| container_issue | |
| container_start_page | 399 |
| container_title | |
| container_volume | |
| creator | Aminian, M. Saeedi, M. Zamani, M.S. Sedighi, M. |
| description | It can be shown that if quantum algorithms run on quantum computers, their processing speeds improve exponentially compared to their classical counterparts. However, due to the lack of quantum computers circuit model of quantum algorithms are currently simulated using classical computers to verify their functionalities. On the other hand, software simulation cannot use the intrinsic parallelism of quantum algorithm efficiently. To address the problem, in this paper hardware emulation of quantum algorithms are discussed. To emulate quantum algorithms using FPGAs, a new representation for quantum bits is emulated that improves the emulation of quantum circuits considerably. This representation could be used in both distinct and entangle qubit states. |
| doi_str_mv | 10.1109/ISVLSI.2008.43 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4556828</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4556828</ieee_id><sourcerecordid>4556828</sourcerecordid><originalsourceid>FETCH-LOGICAL-c135t-5c2ec467a7b30bc86a08d8c82c2f83a9494ceff296d4e7af0289c7a0369891633</originalsourceid><addsrcrecordid>eNo9jMtOg0AUQMdHE0vt1o0bfgC882Dm3iWStpJg1FTdNtNhUAwUw2PRvzemxtVZnJzD2A2HmHOgu3z7XmzzWABgrOQZW5JBMJoSyQ3AOZsLnlAklTEXLDgJQRwv_4WmGQt-cxKCJL9iwTB8AUjkSswZrp83aXRvB1-GWd27qR7Dx670Tbhqp8aOdXcIuyp8mexhnNowbT66vh4_2-GazSrbDH75xwV7W69es4eoeNrkWVpEjstkjBInvFPaWLOXsHeoLWCJDoUTFUpLipTzVSVIl8obW4FAcsaC1ITEtZQLdnv61t773Xdft7Y_7lSSaBQofwD4eEtI</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>FPGA-Based Circuit Model Emulation of Quantum Algorithms</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Aminian, M. ; Saeedi, M. ; Zamani, M.S. ; Sedighi, M.</creator><creatorcontrib>Aminian, M. ; Saeedi, M. ; Zamani, M.S. ; Sedighi, M.</creatorcontrib><description>It can be shown that if quantum algorithms run on quantum computers, their processing speeds improve exponentially compared to their classical counterparts. However, due to the lack of quantum computers circuit model of quantum algorithms are currently simulated using classical computers to verify their functionalities. On the other hand, software simulation cannot use the intrinsic parallelism of quantum algorithm efficiently. To address the problem, in this paper hardware emulation of quantum algorithms are discussed. To emulate quantum algorithms using FPGAs, a new representation for quantum bits is emulated that improves the emulation of quantum circuits considerably. This representation could be used in both distinct and entangle qubit states.</description><identifier>ISSN: 2159-3469</identifier><identifier>ISBN: 0769532918</identifier><identifier>ISBN: 9780769532912</identifier><identifier>EISSN: 2159-3477</identifier><identifier>EISBN: 9780769531700</identifier><identifier>EISBN: 0769531709</identifier><identifier>DOI: 10.1109/ISVLSI.2008.43</identifier><identifier>LCCN: 2008922931</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuit simulation ; Computational modeling ; Computer simulation ; Emulation ; Field programmable gate arrays ; Hardware ; Hardware Emulation ; Parallel processing ; Quantum Circuits ; Quantum computing ; Software algorithms ; Tensile stress</subject><ispartof>2008 IEEE Computer Society Annual Symposium on VLSI, 2008, p.399-404</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c135t-5c2ec467a7b30bc86a08d8c82c2f83a9494ceff296d4e7af0289c7a0369891633</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4556828$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4556828$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Aminian, M.</creatorcontrib><creatorcontrib>Saeedi, M.</creatorcontrib><creatorcontrib>Zamani, M.S.</creatorcontrib><creatorcontrib>Sedighi, M.</creatorcontrib><title>FPGA-Based Circuit Model Emulation of Quantum Algorithms</title><title>2008 IEEE Computer Society Annual Symposium on VLSI</title><addtitle>ISVLSI</addtitle><description>It can be shown that if quantum algorithms run on quantum computers, their processing speeds improve exponentially compared to their classical counterparts. However, due to the lack of quantum computers circuit model of quantum algorithms are currently simulated using classical computers to verify their functionalities. On the other hand, software simulation cannot use the intrinsic parallelism of quantum algorithm efficiently. To address the problem, in this paper hardware emulation of quantum algorithms are discussed. To emulate quantum algorithms using FPGAs, a new representation for quantum bits is emulated that improves the emulation of quantum circuits considerably. This representation could be used in both distinct and entangle qubit states.</description><subject>Circuit simulation</subject><subject>Computational modeling</subject><subject>Computer simulation</subject><subject>Emulation</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Hardware Emulation</subject><subject>Parallel processing</subject><subject>Quantum Circuits</subject><subject>Quantum computing</subject><subject>Software algorithms</subject><subject>Tensile stress</subject><issn>2159-3469</issn><issn>2159-3477</issn><isbn>0769532918</isbn><isbn>9780769532912</isbn><isbn>9780769531700</isbn><isbn>0769531709</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9jMtOg0AUQMdHE0vt1o0bfgC882Dm3iWStpJg1FTdNtNhUAwUw2PRvzemxtVZnJzD2A2HmHOgu3z7XmzzWABgrOQZW5JBMJoSyQ3AOZsLnlAklTEXLDgJQRwv_4WmGQt-cxKCJL9iwTB8AUjkSswZrp83aXRvB1-GWd27qR7Dx670Tbhqp8aOdXcIuyp8mexhnNowbT66vh4_2-GazSrbDH75xwV7W69es4eoeNrkWVpEjstkjBInvFPaWLOXsHeoLWCJDoUTFUpLipTzVSVIl8obW4FAcsaC1ITEtZQLdnv61t773Xdft7Y_7lSSaBQofwD4eEtI</recordid><startdate>200804</startdate><enddate>200804</enddate><creator>Aminian, M.</creator><creator>Saeedi, M.</creator><creator>Zamani, M.S.</creator><creator>Sedighi, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200804</creationdate><title>FPGA-Based Circuit Model Emulation of Quantum Algorithms</title><author>Aminian, M. ; Saeedi, M. ; Zamani, M.S. ; Sedighi, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c135t-5c2ec467a7b30bc86a08d8c82c2f83a9494ceff296d4e7af0289c7a0369891633</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Circuit simulation</topic><topic>Computational modeling</topic><topic>Computer simulation</topic><topic>Emulation</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Hardware Emulation</topic><topic>Parallel processing</topic><topic>Quantum Circuits</topic><topic>Quantum computing</topic><topic>Software algorithms</topic><topic>Tensile stress</topic><toplevel>online_resources</toplevel><creatorcontrib>Aminian, M.</creatorcontrib><creatorcontrib>Saeedi, M.</creatorcontrib><creatorcontrib>Zamani, M.S.</creatorcontrib><creatorcontrib>Sedighi, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Aminian, M.</au><au>Saeedi, M.</au><au>Zamani, M.S.</au><au>Sedighi, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>FPGA-Based Circuit Model Emulation of Quantum Algorithms</atitle><btitle>2008 IEEE Computer Society Annual Symposium on VLSI</btitle><stitle>ISVLSI</stitle><date>2008-04</date><risdate>2008</risdate><spage>399</spage><epage>404</epage><pages>399-404</pages><issn>2159-3469</issn><eissn>2159-3477</eissn><isbn>0769532918</isbn><isbn>9780769532912</isbn><eisbn>9780769531700</eisbn><eisbn>0769531709</eisbn><abstract>It can be shown that if quantum algorithms run on quantum computers, their processing speeds improve exponentially compared to their classical counterparts. However, due to the lack of quantum computers circuit model of quantum algorithms are currently simulated using classical computers to verify their functionalities. On the other hand, software simulation cannot use the intrinsic parallelism of quantum algorithm efficiently. To address the problem, in this paper hardware emulation of quantum algorithms are discussed. To emulate quantum algorithms using FPGAs, a new representation for quantum bits is emulated that improves the emulation of quantum circuits considerably. This representation could be used in both distinct and entangle qubit states.</abstract><pub>IEEE</pub><doi>10.1109/ISVLSI.2008.43</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2159-3469 |
| ispartof | 2008 IEEE Computer Society Annual Symposium on VLSI, 2008, p.399-404 |
| issn | 2159-3469 2159-3477 |
| language | eng |
| recordid | cdi_ieee_primary_4556828 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Circuit simulation Computational modeling Computer simulation Emulation Field programmable gate arrays Hardware Hardware Emulation Parallel processing Quantum Circuits Quantum computing Software algorithms Tensile stress |
| title | FPGA-Based Circuit Model Emulation of Quantum Algorithms |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T21%3A44%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=FPGA-Based%20Circuit%20Model%20Emulation%20of%20Quantum%20Algorithms&rft.btitle=2008%20IEEE%20Computer%20Society%20Annual%20Symposium%20on%20VLSI&rft.au=Aminian,%20M.&rft.date=2008-04&rft.spage=399&rft.epage=404&rft.pages=399-404&rft.issn=2159-3469&rft.eissn=2159-3477&rft.isbn=0769532918&rft.isbn_list=9780769532912&rft_id=info:doi/10.1109/ISVLSI.2008.43&rft_dat=%3Cieee_6IE%3E4556828%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9780769531700&rft.eisbn_list=0769531709&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4556828&rfr_iscdi=true |