Hardware implementation of the encoder modified mid-band exchange coefficient technique (MMBEC) based on FPGA
In this paper, the modified mid-band exchange coefficient (MMBEC) image watermark technique has been realized on FPGA platform. This technique is implemented on Xilinx XCV800-pq240 chip and Labview software as graphical user interface. The MMBEC technique utilizes 49% of the chip area and operating...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 46 |
|---|---|
| container_issue | |
| container_start_page | 43 |
| container_title | |
| container_volume | |
| creator | Elhadedy, M.E. Madian, A.H. Saleh, H.I. Ashour, M.A. Aboelsaud, M.A. |
| description | In this paper, the modified mid-band exchange coefficient (MMBEC) image watermark technique has been realized on FPGA platform. This technique is implemented on Xilinx XCV800-pq240 chip and Labview software as graphical user interface. The MMBEC technique utilizes 49% of the chip area and operating maximum frequency of 36 MHz. A performance comparison between the software and hardware implementations has been discussed. It declared that the hardware implementation improves the execution time 7 times faster than the software. |
| doi_str_mv | 10.1109/ICM.2007.4497658 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4497658</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4497658</ieee_id><sourcerecordid>4497658</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-74431cb35e2cd3914c4ede0004721d9dbe595ff184a572262c01d436c5e417a3</originalsourceid><addsrcrecordid>eNo1kM1Lw0AQxVe0oK29C172qIfU_ZjNZo819AtaFPReNruzdqVJahJR_3tTrI-B4R1-j5lHyA1nE86ZeVjlm4lgTE8AjE5VdkbGRmccBADPQMtzMvw3Kb8gV4Irk_A0ZQMyPHKmHyEvybht31kvUDIDdUXKpW38l22QxvKwxxKrznaxrmgdaLdDipWrPTa0rH0MET0to08KW3mK325nqzekrsYQoos9Sjt0uyp-fCK922weZ_k9LWzbU33g_HkxvSaDYPctjk97RF7ms9d8mayfFqt8uk6iYV2iASR3hVQonJeGgwP0eDxaC-6NL1AZFUL_qlVaiFQ4xj3I1CkErq0ckdu_1IiI20MTS9v8bE_FyV_sZVw6</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Hardware implementation of the encoder modified mid-band exchange coefficient technique (MMBEC) based on FPGA</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Elhadedy, M.E. ; Madian, A.H. ; Saleh, H.I. ; Ashour, M.A. ; Aboelsaud, M.A.</creator><creatorcontrib>Elhadedy, M.E. ; Madian, A.H. ; Saleh, H.I. ; Ashour, M.A. ; Aboelsaud, M.A.</creatorcontrib><description>In this paper, the modified mid-band exchange coefficient (MMBEC) image watermark technique has been realized on FPGA platform. This technique is implemented on Xilinx XCV800-pq240 chip and Labview software as graphical user interface. The MMBEC technique utilizes 49% of the chip area and operating maximum frequency of 36 MHz. A performance comparison between the software and hardware implementations has been discussed. It declared that the hardware implementation improves the execution time 7 times faster than the software.</description><identifier>ISSN: 2159-1660</identifier><identifier>ISBN: 1424418461</identifier><identifier>ISBN: 9781424418466</identifier><identifier>EISBN: 9781424418473</identifier><identifier>EISBN: 142441847X</identifier><identifier>DOI: 10.1109/ICM.2007.4497658</identifier><identifier>LCCN: 2007907923</identifier><language>eng</language><publisher>IEEE</publisher><subject>Counting circuits ; Discrete cosine transforms ; Field programmable gate arrays ; Hardware ; Multiplexing ; Pipelines ; Power engineering and energy ; Protection ; Registers ; Watermarking</subject><ispartof>2007 Internatonal Conference on Microelectronics, 2007, p.43-46</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4497658$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4497658$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Elhadedy, M.E.</creatorcontrib><creatorcontrib>Madian, A.H.</creatorcontrib><creatorcontrib>Saleh, H.I.</creatorcontrib><creatorcontrib>Ashour, M.A.</creatorcontrib><creatorcontrib>Aboelsaud, M.A.</creatorcontrib><title>Hardware implementation of the encoder modified mid-band exchange coefficient technique (MMBEC) based on FPGA</title><title>2007 Internatonal Conference on Microelectronics</title><addtitle>ICM</addtitle><description>In this paper, the modified mid-band exchange coefficient (MMBEC) image watermark technique has been realized on FPGA platform. This technique is implemented on Xilinx XCV800-pq240 chip and Labview software as graphical user interface. The MMBEC technique utilizes 49% of the chip area and operating maximum frequency of 36 MHz. A performance comparison between the software and hardware implementations has been discussed. It declared that the hardware implementation improves the execution time 7 times faster than the software.</description><subject>Counting circuits</subject><subject>Discrete cosine transforms</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Multiplexing</subject><subject>Pipelines</subject><subject>Power engineering and energy</subject><subject>Protection</subject><subject>Registers</subject><subject>Watermarking</subject><issn>2159-1660</issn><isbn>1424418461</isbn><isbn>9781424418466</isbn><isbn>9781424418473</isbn><isbn>142441847X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kM1Lw0AQxVe0oK29C172qIfU_ZjNZo819AtaFPReNruzdqVJahJR_3tTrI-B4R1-j5lHyA1nE86ZeVjlm4lgTE8AjE5VdkbGRmccBADPQMtzMvw3Kb8gV4Irk_A0ZQMyPHKmHyEvybht31kvUDIDdUXKpW38l22QxvKwxxKrznaxrmgdaLdDipWrPTa0rH0MET0to08KW3mK325nqzekrsYQoos9Sjt0uyp-fCK922weZ_k9LWzbU33g_HkxvSaDYPctjk97RF7ms9d8mayfFqt8uk6iYV2iASR3hVQonJeGgwP0eDxaC-6NL1AZFUL_qlVaiFQ4xj3I1CkErq0ckdu_1IiI20MTS9v8bE_FyV_sZVw6</recordid><startdate>200712</startdate><enddate>200712</enddate><creator>Elhadedy, M.E.</creator><creator>Madian, A.H.</creator><creator>Saleh, H.I.</creator><creator>Ashour, M.A.</creator><creator>Aboelsaud, M.A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200712</creationdate><title>Hardware implementation of the encoder modified mid-band exchange coefficient technique (MMBEC) based on FPGA</title><author>Elhadedy, M.E. ; Madian, A.H. ; Saleh, H.I. ; Ashour, M.A. ; Aboelsaud, M.A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-74431cb35e2cd3914c4ede0004721d9dbe595ff184a572262c01d436c5e417a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Counting circuits</topic><topic>Discrete cosine transforms</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Multiplexing</topic><topic>Pipelines</topic><topic>Power engineering and energy</topic><topic>Protection</topic><topic>Registers</topic><topic>Watermarking</topic><toplevel>online_resources</toplevel><creatorcontrib>Elhadedy, M.E.</creatorcontrib><creatorcontrib>Madian, A.H.</creatorcontrib><creatorcontrib>Saleh, H.I.</creatorcontrib><creatorcontrib>Ashour, M.A.</creatorcontrib><creatorcontrib>Aboelsaud, M.A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Elhadedy, M.E.</au><au>Madian, A.H.</au><au>Saleh, H.I.</au><au>Ashour, M.A.</au><au>Aboelsaud, M.A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Hardware implementation of the encoder modified mid-band exchange coefficient technique (MMBEC) based on FPGA</atitle><btitle>2007 Internatonal Conference on Microelectronics</btitle><stitle>ICM</stitle><date>2007-12</date><risdate>2007</risdate><spage>43</spage><epage>46</epage><pages>43-46</pages><issn>2159-1660</issn><isbn>1424418461</isbn><isbn>9781424418466</isbn><eisbn>9781424418473</eisbn><eisbn>142441847X</eisbn><abstract>In this paper, the modified mid-band exchange coefficient (MMBEC) image watermark technique has been realized on FPGA platform. This technique is implemented on Xilinx XCV800-pq240 chip and Labview software as graphical user interface. The MMBEC technique utilizes 49% of the chip area and operating maximum frequency of 36 MHz. A performance comparison between the software and hardware implementations has been discussed. It declared that the hardware implementation improves the execution time 7 times faster than the software.</abstract><pub>IEEE</pub><doi>10.1109/ICM.2007.4497658</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2159-1660 |
| ispartof | 2007 Internatonal Conference on Microelectronics, 2007, p.43-46 |
| issn | 2159-1660 |
| language | eng |
| recordid | cdi_ieee_primary_4497658 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Counting circuits Discrete cosine transforms Field programmable gate arrays Hardware Multiplexing Pipelines Power engineering and energy Protection Registers Watermarking |
| title | Hardware implementation of the encoder modified mid-band exchange coefficient technique (MMBEC) based on FPGA |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T03%3A03%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Hardware%20implementation%20of%20the%20encoder%20modified%20mid-band%20exchange%20coefficient%20technique%20(MMBEC)%20based%20on%20FPGA&rft.btitle=2007%20Internatonal%20Conference%20on%20Microelectronics&rft.au=Elhadedy,%20M.E.&rft.date=2007-12&rft.spage=43&rft.epage=46&rft.pages=43-46&rft.issn=2159-1660&rft.isbn=1424418461&rft.isbn_list=9781424418466&rft_id=info:doi/10.1109/ICM.2007.4497658&rft_dat=%3Cieee_6IE%3E4497658%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424418473&rft.eisbn_list=142441847X&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4497658&rfr_iscdi=true |