Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design

Circuit reliability under statistical process variation is an area of growing concern. For highly replicated circuits such as SRAMs and flip flops, a rare statistical event for one circuit may induce a not-so-rare system failure. The Statistical Blockade was proposed as a Monte Carlo technique that...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Singhee, A., Jiajing Wang, Calhoun, B.H., Rutenbar, R.A.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 136
container_issue
container_start_page 131
container_title
container_volume
creator Singhee, A.
Jiajing Wang
Calhoun, B.H.
Rutenbar, R.A.
description Circuit reliability under statistical process variation is an area of growing concern. For highly replicated circuits such as SRAMs and flip flops, a rare statistical event for one circuit may induce a not-so-rare system failure. The Statistical Blockade was proposed as a Monte Carlo technique that allows us to efficiently filter-to block -unwanted samples insufficiently rare in the tail distributions we seek. However, there are significant practical problems with the technique. In this work, we show common scenarios in SRAM design where these problems render Statistical Blockade ineffective. We then propose significant extensions to make Statistical Blockade practically usable in these common scenarios. We show speedups of 10 2 + over standard Statistical Blockade and 10 4 + over standard Monte Carlo, for an SRAM cell in an industrial 90 nm technology.
doi_str_mv 10.1109/VLSI.2008.54
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4450492</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4450492</ieee_id><sourcerecordid>4450492</sourcerecordid><originalsourceid>FETCH-LOGICAL-i213t-b88de28b287d3121b3b2bbdb16cc1578b2ba405650b1509608961933cd1fea0c3</originalsourceid><addsrcrecordid>eNotkMtOwzAURC0eEm1hx46NfyDl2o4dh11oC1QqQmoK28p2bqkhTUritOLviYDVSDM6ZzGEXDMYMwbp7dsin485gB7L-IQMuNAQqZSLUzKERKVSgBbxGRkwUCJKlUouyLBtP6AnJCQDclyi65rWH5DmwQTfBu9MSe_L2n2aAu9oVtFZtTWVw4Ku0G0r_9Uh3dQNXZoG6eyAVaC533VlT9cVPfqwpdl-X_ae3yLUNF9mz3TiG9f5QKfY-vfqkpxvTNni1X-OyOvDbDV5ihYvj_NJtog8ZyJEVusCubZcJ4VgnFlhubWFZco5JpN-sCYGqSRYJiFVoFPFUiFcwTZowIkRufnzekRc7xu_M833Oo4lxP1LP3nxXN8</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Singhee, A. ; Jiajing Wang ; Calhoun, B.H. ; Rutenbar, R.A.</creator><creatorcontrib>Singhee, A. ; Jiajing Wang ; Calhoun, B.H. ; Rutenbar, R.A.</creatorcontrib><description>Circuit reliability under statistical process variation is an area of growing concern. For highly replicated circuits such as SRAMs and flip flops, a rare statistical event for one circuit may induce a not-so-rare system failure. The Statistical Blockade was proposed as a Monte Carlo technique that allows us to efficiently filter-to block -unwanted samples insufficiently rare in the tail distributions we seek. However, there are significant practical problems with the technique. In this work, we show common scenarios in SRAM design where these problems render Statistical Blockade ineffective. We then propose significant extensions to make Statistical Blockade practically usable in these common scenarios. We show speedups of 10 2 + over standard Statistical Blockade and 10 4 + over standard Monte Carlo, for an SRAM cell in an industrial 90 nm technology.</description><identifier>ISSN: 1063-9667</identifier><identifier>ISBN: 0769530834</identifier><identifier>ISBN: 9780769530833</identifier><identifier>EISSN: 2380-6923</identifier><identifier>DOI: 10.1109/VLSI.2008.54</identifier><language>eng</language><publisher>IEEE</publisher><subject>Acoustic noise ; Circuit simulation ; Circuit synthesis ; Discrete event simulation ; Gaussian noise ; Measurement ; Monte Carlo methods ; Probability distribution ; Random access memory ; Statistics</subject><ispartof>21st International Conference on VLSI Design (VLSID 2008), 2008, p.131-136</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4450492$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4450492$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Singhee, A.</creatorcontrib><creatorcontrib>Jiajing Wang</creatorcontrib><creatorcontrib>Calhoun, B.H.</creatorcontrib><creatorcontrib>Rutenbar, R.A.</creatorcontrib><title>Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design</title><title>21st International Conference on VLSI Design (VLSID 2008)</title><addtitle>VLSID</addtitle><description>Circuit reliability under statistical process variation is an area of growing concern. For highly replicated circuits such as SRAMs and flip flops, a rare statistical event for one circuit may induce a not-so-rare system failure. The Statistical Blockade was proposed as a Monte Carlo technique that allows us to efficiently filter-to block -unwanted samples insufficiently rare in the tail distributions we seek. However, there are significant practical problems with the technique. In this work, we show common scenarios in SRAM design where these problems render Statistical Blockade ineffective. We then propose significant extensions to make Statistical Blockade practically usable in these common scenarios. We show speedups of 10 2 + over standard Statistical Blockade and 10 4 + over standard Monte Carlo, for an SRAM cell in an industrial 90 nm technology.</description><subject>Acoustic noise</subject><subject>Circuit simulation</subject><subject>Circuit synthesis</subject><subject>Discrete event simulation</subject><subject>Gaussian noise</subject><subject>Measurement</subject><subject>Monte Carlo methods</subject><subject>Probability distribution</subject><subject>Random access memory</subject><subject>Statistics</subject><issn>1063-9667</issn><issn>2380-6923</issn><isbn>0769530834</isbn><isbn>9780769530833</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkMtOwzAURC0eEm1hx46NfyDl2o4dh11oC1QqQmoK28p2bqkhTUritOLviYDVSDM6ZzGEXDMYMwbp7dsin485gB7L-IQMuNAQqZSLUzKERKVSgBbxGRkwUCJKlUouyLBtP6AnJCQDclyi65rWH5DmwQTfBu9MSe_L2n2aAu9oVtFZtTWVw4Ku0G0r_9Uh3dQNXZoG6eyAVaC533VlT9cVPfqwpdl-X_ae3yLUNF9mz3TiG9f5QKfY-vfqkpxvTNni1X-OyOvDbDV5ihYvj_NJtog8ZyJEVusCubZcJ4VgnFlhubWFZco5JpN-sCYGqSRYJiFVoFPFUiFcwTZowIkRufnzekRc7xu_M833Oo4lxP1LP3nxXN8</recordid><startdate>200801</startdate><enddate>200801</enddate><creator>Singhee, A.</creator><creator>Jiajing Wang</creator><creator>Calhoun, B.H.</creator><creator>Rutenbar, R.A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200801</creationdate><title>Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design</title><author>Singhee, A. ; Jiajing Wang ; Calhoun, B.H. ; Rutenbar, R.A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i213t-b88de28b287d3121b3b2bbdb16cc1578b2ba405650b1509608961933cd1fea0c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Acoustic noise</topic><topic>Circuit simulation</topic><topic>Circuit synthesis</topic><topic>Discrete event simulation</topic><topic>Gaussian noise</topic><topic>Measurement</topic><topic>Monte Carlo methods</topic><topic>Probability distribution</topic><topic>Random access memory</topic><topic>Statistics</topic><toplevel>online_resources</toplevel><creatorcontrib>Singhee, A.</creatorcontrib><creatorcontrib>Jiajing Wang</creatorcontrib><creatorcontrib>Calhoun, B.H.</creatorcontrib><creatorcontrib>Rutenbar, R.A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Singhee, A.</au><au>Jiajing Wang</au><au>Calhoun, B.H.</au><au>Rutenbar, R.A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design</atitle><btitle>21st International Conference on VLSI Design (VLSID 2008)</btitle><stitle>VLSID</stitle><date>2008-01</date><risdate>2008</risdate><spage>131</spage><epage>136</epage><pages>131-136</pages><issn>1063-9667</issn><eissn>2380-6923</eissn><isbn>0769530834</isbn><isbn>9780769530833</isbn><abstract>Circuit reliability under statistical process variation is an area of growing concern. For highly replicated circuits such as SRAMs and flip flops, a rare statistical event for one circuit may induce a not-so-rare system failure. The Statistical Blockade was proposed as a Monte Carlo technique that allows us to efficiently filter-to block -unwanted samples insufficiently rare in the tail distributions we seek. However, there are significant practical problems with the technique. In this work, we show common scenarios in SRAM design where these problems render Statistical Blockade ineffective. We then propose significant extensions to make Statistical Blockade practically usable in these common scenarios. We show speedups of 10 2 + over standard Statistical Blockade and 10 4 + over standard Monte Carlo, for an SRAM cell in an industrial 90 nm technology.</abstract><pub>IEEE</pub><doi>10.1109/VLSI.2008.54</doi><tpages>6</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1063-9667
ispartof 21st International Conference on VLSI Design (VLSID 2008), 2008, p.131-136
issn 1063-9667
2380-6923
language eng
recordid cdi_ieee_primary_4450492
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Acoustic noise
Circuit simulation
Circuit synthesis
Discrete event simulation
Gaussian noise
Measurement
Monte Carlo methods
Probability distribution
Random access memory
Statistics
title Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T14%3A44%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Recursive%20Statistical%20Blockade:%20An%20Enhanced%20Technique%20for%20Rare%20Event%20Simulation%20with%20Application%20to%20SRAM%20Circuit%20Design&rft.btitle=21st%20International%20Conference%20on%20VLSI%20Design%20(VLSID%202008)&rft.au=Singhee,%20A.&rft.date=2008-01&rft.spage=131&rft.epage=136&rft.pages=131-136&rft.issn=1063-9667&rft.eissn=2380-6923&rft.isbn=0769530834&rft.isbn_list=9780769530833&rft_id=info:doi/10.1109/VLSI.2008.54&rft_dat=%3Cieee_6IE%3E4450492%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4450492&rfr_iscdi=true