Compact Modeling of Suspended Gate FET
For the first time, a compact model for suspended gate (SG) FET valid for entire bias range is proposed. The model is capable of simulating both pull-in and pull-out effects, which are the two important phenomena of this device. A novel hybrid numerical simulation approach combining ANSYS Multiphysi...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 124 |
|---|---|
| container_issue | |
| container_start_page | 119 |
| container_title | |
| container_volume | |
| creator | Chauhan, Y.S. Tsamados, D. Abele, N. Eggimann, C. Declercq, M. Ionescu, A.M. |
| description | For the first time, a compact model for suspended gate (SG) FET valid for entire bias range is proposed. The model is capable of simulating both pull-in and pull-out effects, which are the two important phenomena of this device. A novel hybrid numerical simulation approach combining ANSYS Multiphysics and ISE-DESSIS in a self-consistent system is developed. The model is then validated on this numerical device simulation of SGFET. The model shows excellent performance over the entire drain and gate voltage range. The model has been implemented in Verilog-A code and tested on ELDO and Spectre simulators, which makes it useful for circuit simulations using SGFET devices. |
| doi_str_mv | 10.1109/VLSI.2008.11 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4450490</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4450490</ieee_id><sourcerecordid>4450490</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-e8931f63613bfc8d3268829b3adaaa95dfd6ddf1f1048e5df1620bd3507ead003</originalsourceid><addsrcrecordid>eNotjj1PwzAURS0-JNLCxsbiiS3l2c927BFFtFQKYiiwVk7fMwpqm6gJA_8eSzBdnSudqyvErYKFUhAePprNeqEBfMYzUWj0ULqg8VzMoHLBIng0F6JQ4LAMzlVXYjaOX5ANC1Uh7uv-MMTdJF964n13_JR9kpvvceAjMclVnFgun96uxWWK-5Fv_nMu3nNbP5fN62pdPzZlpyo7lewDquTQKWzTzhNq570OLUaKMQZLiRxRUkmB8ZxROQ0tYb7CkQBwLu7-djtm3g6n7hBPP1tjLJgA-AtgKj-V</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Compact Modeling of Suspended Gate FET</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Chauhan, Y.S. ; Tsamados, D. ; Abele, N. ; Eggimann, C. ; Declercq, M. ; Ionescu, A.M.</creator><creatorcontrib>Chauhan, Y.S. ; Tsamados, D. ; Abele, N. ; Eggimann, C. ; Declercq, M. ; Ionescu, A.M.</creatorcontrib><description>For the first time, a compact model for suspended gate (SG) FET valid for entire bias range is proposed. The model is capable of simulating both pull-in and pull-out effects, which are the two important phenomena of this device. A novel hybrid numerical simulation approach combining ANSYS Multiphysics and ISE-DESSIS in a self-consistent system is developed. The model is then validated on this numerical device simulation of SGFET. The model shows excellent performance over the entire drain and gate voltage range. The model has been implemented in Verilog-A code and tested on ELDO and Spectre simulators, which makes it useful for circuit simulations using SGFET devices.</description><identifier>ISSN: 1063-9667</identifier><identifier>ISBN: 0769530834</identifier><identifier>ISBN: 9780769530833</identifier><identifier>EISSN: 2380-6923</identifier><identifier>DOI: 10.1109/VLSI.2008.11</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitance ; Circuit simulation ; Circuit testing ; Electrostatics ; FETs ; Hardware design languages ; Numerical simulation ; Switches ; Very large scale integration ; Voltage</subject><ispartof>21st International Conference on VLSI Design (VLSID 2008), 2008, p.119-124</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4450490$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4450490$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chauhan, Y.S.</creatorcontrib><creatorcontrib>Tsamados, D.</creatorcontrib><creatorcontrib>Abele, N.</creatorcontrib><creatorcontrib>Eggimann, C.</creatorcontrib><creatorcontrib>Declercq, M.</creatorcontrib><creatorcontrib>Ionescu, A.M.</creatorcontrib><title>Compact Modeling of Suspended Gate FET</title><title>21st International Conference on VLSI Design (VLSID 2008)</title><addtitle>VLSID</addtitle><description>For the first time, a compact model for suspended gate (SG) FET valid for entire bias range is proposed. The model is capable of simulating both pull-in and pull-out effects, which are the two important phenomena of this device. A novel hybrid numerical simulation approach combining ANSYS Multiphysics and ISE-DESSIS in a self-consistent system is developed. The model is then validated on this numerical device simulation of SGFET. The model shows excellent performance over the entire drain and gate voltage range. The model has been implemented in Verilog-A code and tested on ELDO and Spectre simulators, which makes it useful for circuit simulations using SGFET devices.</description><subject>Capacitance</subject><subject>Circuit simulation</subject><subject>Circuit testing</subject><subject>Electrostatics</subject><subject>FETs</subject><subject>Hardware design languages</subject><subject>Numerical simulation</subject><subject>Switches</subject><subject>Very large scale integration</subject><subject>Voltage</subject><issn>1063-9667</issn><issn>2380-6923</issn><isbn>0769530834</isbn><isbn>9780769530833</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjj1PwzAURS0-JNLCxsbiiS3l2c927BFFtFQKYiiwVk7fMwpqm6gJA_8eSzBdnSudqyvErYKFUhAePprNeqEBfMYzUWj0ULqg8VzMoHLBIng0F6JQ4LAMzlVXYjaOX5ANC1Uh7uv-MMTdJF964n13_JR9kpvvceAjMclVnFgun96uxWWK-5Fv_nMu3nNbP5fN62pdPzZlpyo7lewDquTQKWzTzhNq570OLUaKMQZLiRxRUkmB8ZxROQ0tYb7CkQBwLu7-djtm3g6n7hBPP1tjLJgA-AtgKj-V</recordid><startdate>200801</startdate><enddate>200801</enddate><creator>Chauhan, Y.S.</creator><creator>Tsamados, D.</creator><creator>Abele, N.</creator><creator>Eggimann, C.</creator><creator>Declercq, M.</creator><creator>Ionescu, A.M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200801</creationdate><title>Compact Modeling of Suspended Gate FET</title><author>Chauhan, Y.S. ; Tsamados, D. ; Abele, N. ; Eggimann, C. ; Declercq, M. ; Ionescu, A.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-e8931f63613bfc8d3268829b3adaaa95dfd6ddf1f1048e5df1620bd3507ead003</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Capacitance</topic><topic>Circuit simulation</topic><topic>Circuit testing</topic><topic>Electrostatics</topic><topic>FETs</topic><topic>Hardware design languages</topic><topic>Numerical simulation</topic><topic>Switches</topic><topic>Very large scale integration</topic><topic>Voltage</topic><toplevel>online_resources</toplevel><creatorcontrib>Chauhan, Y.S.</creatorcontrib><creatorcontrib>Tsamados, D.</creatorcontrib><creatorcontrib>Abele, N.</creatorcontrib><creatorcontrib>Eggimann, C.</creatorcontrib><creatorcontrib>Declercq, M.</creatorcontrib><creatorcontrib>Ionescu, A.M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chauhan, Y.S.</au><au>Tsamados, D.</au><au>Abele, N.</au><au>Eggimann, C.</au><au>Declercq, M.</au><au>Ionescu, A.M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Compact Modeling of Suspended Gate FET</atitle><btitle>21st International Conference on VLSI Design (VLSID 2008)</btitle><stitle>VLSID</stitle><date>2008-01</date><risdate>2008</risdate><spage>119</spage><epage>124</epage><pages>119-124</pages><issn>1063-9667</issn><eissn>2380-6923</eissn><isbn>0769530834</isbn><isbn>9780769530833</isbn><abstract>For the first time, a compact model for suspended gate (SG) FET valid for entire bias range is proposed. The model is capable of simulating both pull-in and pull-out effects, which are the two important phenomena of this device. A novel hybrid numerical simulation approach combining ANSYS Multiphysics and ISE-DESSIS in a self-consistent system is developed. The model is then validated on this numerical device simulation of SGFET. The model shows excellent performance over the entire drain and gate voltage range. The model has been implemented in Verilog-A code and tested on ELDO and Spectre simulators, which makes it useful for circuit simulations using SGFET devices.</abstract><pub>IEEE</pub><doi>10.1109/VLSI.2008.11</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-9667 |
| ispartof | 21st International Conference on VLSI Design (VLSID 2008), 2008, p.119-124 |
| issn | 1063-9667 2380-6923 |
| language | eng |
| recordid | cdi_ieee_primary_4450490 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Capacitance Circuit simulation Circuit testing Electrostatics FETs Hardware design languages Numerical simulation Switches Very large scale integration Voltage |
| title | Compact Modeling of Suspended Gate FET |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T03%3A19%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Compact%20Modeling%20of%20Suspended%20Gate%20FET&rft.btitle=21st%20International%20Conference%20on%20VLSI%20Design%20(VLSID%202008)&rft.au=Chauhan,%20Y.S.&rft.date=2008-01&rft.spage=119&rft.epage=124&rft.pages=119-124&rft.issn=1063-9667&rft.eissn=2380-6923&rft.isbn=0769530834&rft.isbn_list=9780769530833&rft_id=info:doi/10.1109/VLSI.2008.11&rft_dat=%3Cieee_6IE%3E4450490%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4450490&rfr_iscdi=true |