A Topology-based Design Methodology for Networks-on-Chip Applications
The topological structure of interconnection networks plays an important role in the design of Networks-on-Chip based Systems. With an enormous number of regular and irregular topologies, acquiring the optimum network topology for a specific application is one of the most complex design problems. In...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 65 |
---|---|
container_issue | |
container_start_page | 61 |
container_title | |
container_volume | |
creator | Elmiligi, H. Morgan, A.A. El-Kharashi, M.W. Gebali, F. |
description | The topological structure of interconnection networks plays an important role in the design of Networks-on-Chip based Systems. With an enormous number of regular and irregular topologies, acquiring the optimum network topology for a specific application is one of the most complex design problems. In this paper, we propose a new design methodology to automatically acquire the most adapted topology for a given application. A Matlab-based tool called OptNoC is developed to generate the interconnection network using the proposed methodology. The granularity of the OptNoC library facilitates a tool to explore ten different topologies for each design. The current version of the tool mainly aims at minimizing the interconnection network power consumption by using an exhaustive search mapping technique. As a proof of concept, a case study is discussed to show how OptNoC can improve the interconnection network power consumption compared to other tools. |
doi_str_mv | 10.1109/IDT.2007.4437429 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4437429</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4437429</ieee_id><sourcerecordid>4437429</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-be127594f5a7c5b1d37ad44743e5d2fe9998ac5f74dbdf3910488085fff3d6853</originalsourceid><addsrcrecordid>eNo9kE1PAjEURetXIuLsTdzMH-jY175O2yUBVBLUDSbuSIe2UEU6mU5i-PcSRe_mLs7JXVxCboBVAMzczSaLijOmKkShkJsTUhilATkiaC7hlAw41JyyGt7OyNUfQHb-DxhckiLnd3YIyoOgBmQ6KhepTdu03tPGZu_Kic9xvSuffL9J7geUIXXls--_UveRadrR8Sa25ahtt3Fl-5h2-ZpcBLvNvjj2kLzeTxfjRzp_eZiNR3MaQcmeNh64kgaDtGolG3BCWYeoUHjpePDGGG1XMih0jQvCAEOtmZYhBOFqLcWQ3P7uRu_9su3ip-32y-Mj4htXEU-T</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A Topology-based Design Methodology for Networks-on-Chip Applications</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Elmiligi, H. ; Morgan, A.A. ; El-Kharashi, M.W. ; Gebali, F.</creator><creatorcontrib>Elmiligi, H. ; Morgan, A.A. ; El-Kharashi, M.W. ; Gebali, F.</creatorcontrib><description>The topological structure of interconnection networks plays an important role in the design of Networks-on-Chip based Systems. With an enormous number of regular and irregular topologies, acquiring the optimum network topology for a specific application is one of the most complex design problems. In this paper, we propose a new design methodology to automatically acquire the most adapted topology for a given application. A Matlab-based tool called OptNoC is developed to generate the interconnection network using the proposed methodology. The granularity of the OptNoC library facilitates a tool to explore ten different topologies for each design. The current version of the tool mainly aims at minimizing the interconnection network power consumption by using an exhaustive search mapping technique. As a proof of concept, a case study is discussed to show how OptNoC can improve the interconnection network power consumption compared to other tools.</description><identifier>ISSN: 2162-0601</identifier><identifier>ISBN: 1424418240</identifier><identifier>ISBN: 9781424418244</identifier><identifier>EISSN: 2162-061X</identifier><identifier>EISBN: 9781424418251</identifier><identifier>EISBN: 1424418259</identifier><identifier>DOI: 10.1109/IDT.2007.4437429</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Computer architecture ; Computer graphics ; Delay ; Design methodology ; Energy consumption ; Libraries ; Multiprocessor interconnection networks ; Network topology ; Network-on-a-chip</subject><ispartof>2007 2nd International Design and Test Workshop, 2007, p.61-65</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4437429$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,778,782,787,788,2054,27908,54903</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4437429$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Elmiligi, H.</creatorcontrib><creatorcontrib>Morgan, A.A.</creatorcontrib><creatorcontrib>El-Kharashi, M.W.</creatorcontrib><creatorcontrib>Gebali, F.</creatorcontrib><title>A Topology-based Design Methodology for Networks-on-Chip Applications</title><title>2007 2nd International Design and Test Workshop</title><addtitle>IDT</addtitle><description>The topological structure of interconnection networks plays an important role in the design of Networks-on-Chip based Systems. With an enormous number of regular and irregular topologies, acquiring the optimum network topology for a specific application is one of the most complex design problems. In this paper, we propose a new design methodology to automatically acquire the most adapted topology for a given application. A Matlab-based tool called OptNoC is developed to generate the interconnection network using the proposed methodology. The granularity of the OptNoC library facilitates a tool to explore ten different topologies for each design. The current version of the tool mainly aims at minimizing the interconnection network power consumption by using an exhaustive search mapping technique. As a proof of concept, a case study is discussed to show how OptNoC can improve the interconnection network power consumption compared to other tools.</description><subject>Application software</subject><subject>Computer architecture</subject><subject>Computer graphics</subject><subject>Delay</subject><subject>Design methodology</subject><subject>Energy consumption</subject><subject>Libraries</subject><subject>Multiprocessor interconnection networks</subject><subject>Network topology</subject><subject>Network-on-a-chip</subject><issn>2162-0601</issn><issn>2162-061X</issn><isbn>1424418240</isbn><isbn>9781424418244</isbn><isbn>9781424418251</isbn><isbn>1424418259</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kE1PAjEURetXIuLsTdzMH-jY175O2yUBVBLUDSbuSIe2UEU6mU5i-PcSRe_mLs7JXVxCboBVAMzczSaLijOmKkShkJsTUhilATkiaC7hlAw41JyyGt7OyNUfQHb-DxhckiLnd3YIyoOgBmQ6KhepTdu03tPGZu_Kic9xvSuffL9J7geUIXXls--_UveRadrR8Sa25ahtt3Fl-5h2-ZpcBLvNvjj2kLzeTxfjRzp_eZiNR3MaQcmeNh64kgaDtGolG3BCWYeoUHjpePDGGG1XMih0jQvCAEOtmZYhBOFqLcWQ3P7uRu_9su3ip-32y-Mj4htXEU-T</recordid><startdate>200712</startdate><enddate>200712</enddate><creator>Elmiligi, H.</creator><creator>Morgan, A.A.</creator><creator>El-Kharashi, M.W.</creator><creator>Gebali, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200712</creationdate><title>A Topology-based Design Methodology for Networks-on-Chip Applications</title><author>Elmiligi, H. ; Morgan, A.A. ; El-Kharashi, M.W. ; Gebali, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-be127594f5a7c5b1d37ad44743e5d2fe9998ac5f74dbdf3910488085fff3d6853</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Application software</topic><topic>Computer architecture</topic><topic>Computer graphics</topic><topic>Delay</topic><topic>Design methodology</topic><topic>Energy consumption</topic><topic>Libraries</topic><topic>Multiprocessor interconnection networks</topic><topic>Network topology</topic><topic>Network-on-a-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Elmiligi, H.</creatorcontrib><creatorcontrib>Morgan, A.A.</creatorcontrib><creatorcontrib>El-Kharashi, M.W.</creatorcontrib><creatorcontrib>Gebali, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Elmiligi, H.</au><au>Morgan, A.A.</au><au>El-Kharashi, M.W.</au><au>Gebali, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A Topology-based Design Methodology for Networks-on-Chip Applications</atitle><btitle>2007 2nd International Design and Test Workshop</btitle><stitle>IDT</stitle><date>2007-12</date><risdate>2007</risdate><spage>61</spage><epage>65</epage><pages>61-65</pages><issn>2162-0601</issn><eissn>2162-061X</eissn><isbn>1424418240</isbn><isbn>9781424418244</isbn><eisbn>9781424418251</eisbn><eisbn>1424418259</eisbn><abstract>The topological structure of interconnection networks plays an important role in the design of Networks-on-Chip based Systems. With an enormous number of regular and irregular topologies, acquiring the optimum network topology for a specific application is one of the most complex design problems. In this paper, we propose a new design methodology to automatically acquire the most adapted topology for a given application. A Matlab-based tool called OptNoC is developed to generate the interconnection network using the proposed methodology. The granularity of the OptNoC library facilitates a tool to explore ten different topologies for each design. The current version of the tool mainly aims at minimizing the interconnection network power consumption by using an exhaustive search mapping technique. As a proof of concept, a case study is discussed to show how OptNoC can improve the interconnection network power consumption compared to other tools.</abstract><pub>IEEE</pub><doi>10.1109/IDT.2007.4437429</doi><tpages>5</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 2162-0601 |
ispartof | 2007 2nd International Design and Test Workshop, 2007, p.61-65 |
issn | 2162-0601 2162-061X |
language | eng |
recordid | cdi_ieee_primary_4437429 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Application software Computer architecture Computer graphics Delay Design methodology Energy consumption Libraries Multiprocessor interconnection networks Network topology Network-on-a-chip |
title | A Topology-based Design Methodology for Networks-on-Chip Applications |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T17%3A09%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20Topology-based%20Design%20Methodology%20for%20Networks-on-Chip%20Applications&rft.btitle=2007%202nd%20International%20Design%20and%20Test%20Workshop&rft.au=Elmiligi,%20H.&rft.date=2007-12&rft.spage=61&rft.epage=65&rft.pages=61-65&rft.issn=2162-0601&rft.eissn=2162-061X&rft.isbn=1424418240&rft.isbn_list=9781424418244&rft_id=info:doi/10.1109/IDT.2007.4437429&rft_dat=%3Cieee_6IE%3E4437429%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424418251&rft.eisbn_list=1424418259&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4437429&rfr_iscdi=true |