A 90μW 15-bit ΔΣ ADC for digital audio

A 90μW 15-bit ΔΣ ADC for digital audio

Architecture, circuit design details and measurement results for a 15 bit audio continuous-time ΔΣ modulator (CTDSM) are given. The converter, designed in a 0.18 μm CMOS technology, achieves a dynamic range of 93.5 dB in a 24 kHz bandwidth and dissipates 90 μW from a 1.8V supply. It features a third...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Shanthi Pavan, Nagendra Krishnapura, Ramalingam Pandarinathan, Prabu Sankar
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Bandwidth
CMOS technology
Filters
Jitter
Multi-stage noise shaping
Noise reduction
Operational amplifiers
Quantization
Resistors
Transfer functions
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 201
container_issue
container_start_page 198
container_title
container_volume
creator Shanthi Pavan
Nagendra Krishnapura
Ramalingam Pandarinathan
Prabu Sankar
description Architecture, circuit design details and measurement results for a 15 bit audio continuous-time ΔΣ modulator (CTDSM) are given. The converter, designed in a 0.18 μm CMOS technology, achieves a dynamic range of 93.5 dB in a 24 kHz bandwidth and dissipates 90 μW from a 1.8V supply. It features a third order active-RC loop filter, a very low power 4-bit flash quantizer and an efficient excess delay compensation scheme to reduce power dissipation.
doi_str_mv 10.1109/ESSCIRC.2007.4430279
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4430279</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4430279</ieee_id><sourcerecordid>4430279</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-db0ef0cf27ebbdcfe34a616964ab3daf2acb2f028e94f5517195e10b2779ac903</originalsourceid><addsrcrecordid>eNotj81Kw0AURgdUsNQ8gS5m62LivfOTyV2GsdZCQbAFl2UmmZGRSiWJC9_DN_A1fIY8k4r9NmdzOPAxdoVQIgLdLDYbt3p0pQSwpdYKpKUTVpCtUUutEaWRp2yGpEDUtVLnrBiGF_idNn_CjF03nGD6fuJoRMgjnz6nL97cOp4OPe_ycx79nvv3Lh8u2Fny-yEWR87Z9m6xdfdi_bBcuWYtMsEougAxQZukjSF0bYpK-worqrQPqvNJ-jbIBLKOpJMxaJFMRAjSWvItgZqzy_9sjjHu3vr86vuP3fGb-gGhREKM</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 90μW 15-bit ΔΣ ADC for digital audio</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Shanthi Pavan ; Nagendra Krishnapura ; Ramalingam Pandarinathan ; Prabu Sankar</creator><creatorcontrib>Shanthi Pavan ; Nagendra Krishnapura ; Ramalingam Pandarinathan ; Prabu Sankar</creatorcontrib><description>Architecture, circuit design details and measurement results for a 15 bit audio continuous-time ΔΣ modulator (CTDSM) are given. The converter, designed in a 0.18 μm CMOS technology, achieves a dynamic range of 93.5 dB in a 24 kHz bandwidth and dissipates 90 μW from a 1.8V supply. It features a third order active-RC loop filter, a very low power 4-bit flash quantizer and an efficient excess delay compensation scheme to reduce power dissipation.</description><identifier>ISSN: 1930-8833</identifier><identifier>ISBN: 9781424411252</identifier><identifier>ISBN: 1424411254</identifier><identifier>DOI: 10.1109/ESSCIRC.2007.4430279</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bandwidth ; CMOS technology ; Filters ; Jitter ; Multi-stage noise shaping ; Noise reduction ; Operational amplifiers ; Quantization ; Resistors ; Transfer functions</subject><ispartof>ESSCIRC 2007 - 33rd European Solid-State Circuits Conference, 2007, p.198-201</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4430279$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54899</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4430279$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Shanthi Pavan</creatorcontrib><creatorcontrib>Nagendra Krishnapura</creatorcontrib><creatorcontrib>Ramalingam Pandarinathan</creatorcontrib><creatorcontrib>Prabu Sankar</creatorcontrib><title>A 90μW 15-bit ΔΣ ADC for digital audio</title><title>ESSCIRC 2007 - 33rd European Solid-State Circuits Conference</title><addtitle>ESSCIRC</addtitle><description>Architecture, circuit design details and measurement results for a 15 bit audio continuous-time ΔΣ modulator (CTDSM) are given. The converter, designed in a 0.18 μm CMOS technology, achieves a dynamic range of 93.5 dB in a 24 kHz bandwidth and dissipates 90 μW from a 1.8V supply. It features a third order active-RC loop filter, a very low power 4-bit flash quantizer and an efficient excess delay compensation scheme to reduce power dissipation.</description><subject>Bandwidth</subject><subject>CMOS technology</subject><subject>Filters</subject><subject>Jitter</subject><subject>Multi-stage noise shaping</subject><subject>Noise reduction</subject><subject>Operational amplifiers</subject><subject>Quantization</subject><subject>Resistors</subject><subject>Transfer functions</subject><issn>1930-8833</issn><isbn>9781424411252</isbn><isbn>1424411254</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj81Kw0AURgdUsNQ8gS5m62LivfOTyV2GsdZCQbAFl2UmmZGRSiWJC9_DN_A1fIY8k4r9NmdzOPAxdoVQIgLdLDYbt3p0pQSwpdYKpKUTVpCtUUutEaWRp2yGpEDUtVLnrBiGF_idNn_CjF03nGD6fuJoRMgjnz6nL97cOp4OPe_ycx79nvv3Lh8u2Fny-yEWR87Z9m6xdfdi_bBcuWYtMsEougAxQZukjSF0bYpK-worqrQPqvNJ-jbIBLKOpJMxaJFMRAjSWvItgZqzy_9sjjHu3vr86vuP3fGb-gGhREKM</recordid><startdate>200709</startdate><enddate>200709</enddate><creator>Shanthi Pavan</creator><creator>Nagendra Krishnapura</creator><creator>Ramalingam Pandarinathan</creator><creator>Prabu Sankar</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200709</creationdate><title>A 90μW 15-bit ΔΣ ADC for digital audio</title><author>Shanthi Pavan ; Nagendra Krishnapura ; Ramalingam Pandarinathan ; Prabu Sankar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-db0ef0cf27ebbdcfe34a616964ab3daf2acb2f028e94f5517195e10b2779ac903</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Bandwidth</topic><topic>CMOS technology</topic><topic>Filters</topic><topic>Jitter</topic><topic>Multi-stage noise shaping</topic><topic>Noise reduction</topic><topic>Operational amplifiers</topic><topic>Quantization</topic><topic>Resistors</topic><topic>Transfer functions</topic><toplevel>online_resources</toplevel><creatorcontrib>Shanthi Pavan</creatorcontrib><creatorcontrib>Nagendra Krishnapura</creatorcontrib><creatorcontrib>Ramalingam Pandarinathan</creatorcontrib><creatorcontrib>Prabu Sankar</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shanthi Pavan</au><au>Nagendra Krishnapura</au><au>Ramalingam Pandarinathan</au><au>Prabu Sankar</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 90μW 15-bit ΔΣ ADC for digital audio</atitle><btitle>ESSCIRC 2007 - 33rd European Solid-State Circuits Conference</btitle><stitle>ESSCIRC</stitle><date>2007-09</date><risdate>2007</risdate><spage>198</spage><epage>201</epage><pages>198-201</pages><issn>1930-8833</issn><isbn>9781424411252</isbn><isbn>1424411254</isbn><abstract>Architecture, circuit design details and measurement results for a 15 bit audio continuous-time ΔΣ modulator (CTDSM) are given. The converter, designed in a 0.18 μm CMOS technology, achieves a dynamic range of 93.5 dB in a 24 kHz bandwidth and dissipates 90 μW from a 1.8V supply. It features a third order active-RC loop filter, a very low power 4-bit flash quantizer and an efficient excess delay compensation scheme to reduce power dissipation.</abstract><pub>IEEE</pub><doi>10.1109/ESSCIRC.2007.4430279</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1930-8833
ispartof ESSCIRC 2007 - 33rd European Solid-State Circuits Conference, 2007, p.198-201
issn 1930-8833
language eng
recordid cdi_ieee_primary_4430279
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bandwidth
CMOS technology
Filters
Jitter
Multi-stage noise shaping
Noise reduction
Operational amplifiers
Quantization
Resistors
Transfer functions
title A 90μW 15-bit ΔΣ ADC for digital audio
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T00%3A13%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%2090%CE%BCW%2015-bit%20%CE%94%CE%A3%20ADC%20for%20digital%20audio&rft.btitle=ESSCIRC%202007%20-%2033rd%20European%20Solid-State%20Circuits%20Conference&rft.au=Shanthi%20Pavan&rft.date=2007-09&rft.spage=198&rft.epage=201&rft.pages=198-201&rft.issn=1930-8833&rft.isbn=9781424411252&rft.isbn_list=1424411254&rft_id=info:doi/10.1109/ESSCIRC.2007.4430279&rft_dat=%3Cieee_6IE%3E4430279%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4430279&rfr_iscdi=true