$A 3 \,\times\,5-Gb/s Multilane Low-Power 0.18- \mu} CMOS Pseudorandom Bit Sequence Generator$

A 3 \,\times\,5-Gb/s Multilane Low-Power 0.18- \mu} CMOS Pseudorandom Bit Sequence Generator

A low-power, three-lane, pseudorandom bit sequence (PRBS) generator has been fabricated in a 0.18-mum CMOS process to test a multilane multi-Gb/s transmitter that cancels far-end crosstalk. Although the proposed PRBS generator was designed to produce three uncorrelated 12-Gb/s PRBS sequences, measur...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2008-05, Vol.55 (5), p.432-436
Hauptverfasser:	Kin-Joe Sham, Bommalingaiahnapallya, S., Ahmadi, M.R., Harjani, R.
Format:	Artikel
Sprache:	eng
Schlagworte:	Active inductor Active inductors CMOS logic circuits CMOS process Crosstalk Energy consumption Frequency high-speed serial links Latches Prototypes pseudorandom bit sequence (PRBS) generator Testing Transmitters
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!