Threshold voltage modeling of deep-submicron double-gate fully-depleted SOI MOSFET

In this paper, the threshold voltage model using a quasi -2D approximation for deep submicron double-gate fully-depleted SOI PMOS devices was described by solving basic semiconductor physical equations. Taking into consideration the distribution of minority carriers in the silicon film, the analytic...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Zhang Zhengfan, Fang Jian, Li Ruzhang, Zhang Zhengyuan, Li Zhaoji
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!