Threshold voltage modeling of deep-submicron double-gate fully-depleted SOI MOSFET
In this paper, the threshold voltage model using a quasi -2D approximation for deep submicron double-gate fully-depleted SOI PMOS devices was described by solving basic semiconductor physical equations. Taking into consideration the distribution of minority carriers in the silicon film, the analytic...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!