Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response
As electronic system design evolves to the era of chip-packaging co-design, signal quality prediction and optimization are becoming important for system level interconnects. In this paper, an analytical method for predicting the worst-case jitter and eye-opening based on an arbitrary bitonic step re...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 158 |
|---|---|
| container_issue | |
| container_start_page | 155 |
| container_title | |
| container_volume | |
| creator | Haikun Zhu Chung-Kuan Cheng Deutsch, A. Katopis, G. |
| description | As electronic system design evolves to the era of chip-packaging co-design, signal quality prediction and optimization are becoming important for system level interconnects. In this paper, an analytical method for predicting the worst-case jitter and eye-opening based on an arbitrary bitonic step response is proposed. Experimental results show that the proposed technique is able to achieve as small as less than 5% error compared to Hspice simulation. The analytical method is then utilized for fast optimization of a novel distributive passive compensation scheme. |
| doi_str_mv | 10.1109/EPEP.2007.4387148 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4387148</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4387148</ieee_id><sourcerecordid>4387148</sourcerecordid><originalsourceid>FETCH-LOGICAL-i241t-a2502fc055c6e782311157831f712e3940fc8119f0027575ce45e5911d0b6fae3</originalsourceid><addsrcrecordid>eNotj8tOwzAURC0BEqX0AxCb_EDCvX7EzpJWoYAqJeKxrkxyjYyoE8XelK-nhc5mNGcxmmHsBqFAhOqubuu24AC6kMJolOaMXaHkUoIxAs7ZjGOpcomgL9kixi84SFRSlOWMNe1Eve-SD5-ZDX3WjMnv_M8xPvuUaPqj9Z7yZqRwxEsbqc-GkC19GoLvstdEY_ZCcRxCpGt24ex3pMXJ5-z9oX5bPeabZv20ut_knktMueUKuOtAqa4kbbhARKWNQKeR02EcuM4gVg6Aa6VVR1KRqhB7-CidJTFnt_-9noi24-R3dtpvT__FL0TuTSA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Haikun Zhu ; Chung-Kuan Cheng ; Deutsch, A. ; Katopis, G.</creator><creatorcontrib>Haikun Zhu ; Chung-Kuan Cheng ; Deutsch, A. ; Katopis, G.</creatorcontrib><description>As electronic system design evolves to the era of chip-packaging co-design, signal quality prediction and optimization are becoming important for system level interconnects. In this paper, an analytical method for predicting the worst-case jitter and eye-opening based on an arbitrary bitonic step response is proposed. Experimental results show that the proposed technique is able to achieve as small as less than 5% error compared to Hspice simulation. The analytical method is then utilized for fast optimization of a novel distributive passive compensation scheme.</description><identifier>ISSN: 2165-4107</identifier><identifier>ISBN: 1424408830</identifier><identifier>ISBN: 9781424408832</identifier><identifier>DOI: 10.1109/EPEP.2007.4387148</identifier><language>eng</language><publisher>IEEE</publisher><subject>Design optimization ; Jitter ; Optimization methods ; Packaging ; Signal analysis ; Signal design ; Space exploration ; Stripline ; Transmission lines ; Voltage</subject><ispartof>2007 IEEE Electrical Performance of Electronic Packaging, 2007, p.155-158</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4387148$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4387148$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Haikun Zhu</creatorcontrib><creatorcontrib>Chung-Kuan Cheng</creatorcontrib><creatorcontrib>Deutsch, A.</creatorcontrib><creatorcontrib>Katopis, G.</creatorcontrib><title>Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response</title><title>2007 IEEE Electrical Performance of Electronic Packaging</title><addtitle>EPEP</addtitle><description>As electronic system design evolves to the era of chip-packaging co-design, signal quality prediction and optimization are becoming important for system level interconnects. In this paper, an analytical method for predicting the worst-case jitter and eye-opening based on an arbitrary bitonic step response is proposed. Experimental results show that the proposed technique is able to achieve as small as less than 5% error compared to Hspice simulation. The analytical method is then utilized for fast optimization of a novel distributive passive compensation scheme.</description><subject>Design optimization</subject><subject>Jitter</subject><subject>Optimization methods</subject><subject>Packaging</subject><subject>Signal analysis</subject><subject>Signal design</subject><subject>Space exploration</subject><subject>Stripline</subject><subject>Transmission lines</subject><subject>Voltage</subject><issn>2165-4107</issn><isbn>1424408830</isbn><isbn>9781424408832</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tOwzAURC0BEqX0AxCb_EDCvX7EzpJWoYAqJeKxrkxyjYyoE8XelK-nhc5mNGcxmmHsBqFAhOqubuu24AC6kMJolOaMXaHkUoIxAs7ZjGOpcomgL9kixi84SFRSlOWMNe1Eve-SD5-ZDX3WjMnv_M8xPvuUaPqj9Z7yZqRwxEsbqc-GkC19GoLvstdEY_ZCcRxCpGt24ex3pMXJ5-z9oX5bPeabZv20ut_knktMueUKuOtAqa4kbbhARKWNQKeR02EcuM4gVg6Aa6VVR1KRqhB7-CidJTFnt_-9noi24-R3dtpvT__FL0TuTSA</recordid><startdate>200710</startdate><enddate>200710</enddate><creator>Haikun Zhu</creator><creator>Chung-Kuan Cheng</creator><creator>Deutsch, A.</creator><creator>Katopis, G.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200710</creationdate><title>Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response</title><author>Haikun Zhu ; Chung-Kuan Cheng ; Deutsch, A. ; Katopis, G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i241t-a2502fc055c6e782311157831f712e3940fc8119f0027575ce45e5911d0b6fae3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Design optimization</topic><topic>Jitter</topic><topic>Optimization methods</topic><topic>Packaging</topic><topic>Signal analysis</topic><topic>Signal design</topic><topic>Space exploration</topic><topic>Stripline</topic><topic>Transmission lines</topic><topic>Voltage</topic><toplevel>online_resources</toplevel><creatorcontrib>Haikun Zhu</creatorcontrib><creatorcontrib>Chung-Kuan Cheng</creatorcontrib><creatorcontrib>Deutsch, A.</creatorcontrib><creatorcontrib>Katopis, G.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Haikun Zhu</au><au>Chung-Kuan Cheng</au><au>Deutsch, A.</au><au>Katopis, G.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response</atitle><btitle>2007 IEEE Electrical Performance of Electronic Packaging</btitle><stitle>EPEP</stitle><date>2007-10</date><risdate>2007</risdate><spage>155</spage><epage>158</epage><pages>155-158</pages><issn>2165-4107</issn><isbn>1424408830</isbn><isbn>9781424408832</isbn><abstract>As electronic system design evolves to the era of chip-packaging co-design, signal quality prediction and optimization are becoming important for system level interconnects. In this paper, an analytical method for predicting the worst-case jitter and eye-opening based on an arbitrary bitonic step response is proposed. Experimental results show that the proposed technique is able to achieve as small as less than 5% error compared to Hspice simulation. The analytical method is then utilized for fast optimization of a novel distributive passive compensation scheme.</abstract><pub>IEEE</pub><doi>10.1109/EPEP.2007.4387148</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2165-4107 |
| ispartof | 2007 IEEE Electrical Performance of Electronic Packaging, 2007, p.155-158 |
| issn | 2165-4107 |
| language | eng |
| recordid | cdi_ieee_primary_4387148 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Design optimization Jitter Optimization methods Packaging Signal analysis Signal design Space exploration Stripline Transmission lines Voltage |
| title | Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T15%3A05%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Predicting%20and%20Optimizing%20Jitter%20and%20Eye-Opening%20Based%20on%20Bitonic%20Step%20Response&rft.btitle=2007%20IEEE%20Electrical%20Performance%20of%20Electronic%20Packaging&rft.au=Haikun%20Zhu&rft.date=2007-10&rft.spage=155&rft.epage=158&rft.pages=155-158&rft.issn=2165-4107&rft.isbn=1424408830&rft.isbn_list=9781424408832&rft_id=info:doi/10.1109/EPEP.2007.4387148&rft_dat=%3Cieee_6IE%3E4387148%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4387148&rfr_iscdi=true |