The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems

Today's heterogeneous embedded systems combine components from different domains, such as software, analogue hardware and digital hardware. The design and implementation of these systems is still a complex and error-prone task due to the different Models of Computations (MoCs), design languages...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Herrholz, A., Oppenheimer, F., Hartmann, P. A., Schallenberg, A., Nebel, W., Grimm, C., Damm, M., Haase, J., Brame, F., Herrera, F., Villar, E., Sander, I., Jantsch, A., Fouilliart, A.-M., Martinez, M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 401
container_issue
container_start_page 396
container_title
container_volume
creator Herrholz, A.
Oppenheimer, F.
Hartmann, P. A.
Schallenberg, A.
Nebel, W.
Grimm, C.
Damm, M.
Haase, J.
Brame, F.
Herrera, F.
Villar, E.
Sander, I.
Jantsch, A.
Fouilliart, A.-M.
Martinez, M.
description Today's heterogeneous embedded systems combine components from different domains, such as software, analogue hardware and digital hardware. The design and implementation of these systems is still a complex and error-prone task due to the different Models of Computations (MoCs), design languages and tools associated with each of the domains. Though making such systems adaptive is technologically feasible, most of the current design methodologies do not explicitely support adaptive architectures. This paper present the ANDRES project. The main objective of ANDRES is the development of a seamless design flow for adaptive heterogeneous embedded systems (AHES) based on the modelling language SystemC. Using domain-specific modelling extensions and libraries, ANDRES will provide means to efficiently use and exploit adaptivity in embedded system design. The design flow is completed by a methodology tools for automatic hardware and software synthesis for adaptive architectures.
doi_str_mv 10.1109/FPL.2007.4380679
format Conference Proceeding
fullrecord <record><control><sourceid>swepub_6IE</sourceid><recordid>TN_cdi_ieee_primary_4380679</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4380679</ieee_id><sourcerecordid>oai_DiVA_org_kth_63670</sourcerecordid><originalsourceid>FETCH-LOGICAL-i212t-f8ac0445fe57d642e0ebd471f7a46e7cc404e23249b36ffd673c247481320cc83</originalsourceid><addsrcrecordid>eNo9kE1rwkAQhrdfUGu9F3rZH2Dsfoy7SW-itRaEirWlPYXNZhLXaiLZhOK_b0BxLi_D8zAMLyEPnA04Z9HTdDEfCMb0AGTIlI4uyB0HAcCZYuqSdHgEKuAQhldnMIzE9Rno71vS837D2pERaNAd8rNaIx0VaYWeLqpyg7Z-bnezPXjnqSlSOkHv8oKWGV02RbByO6RLtGWRubypTLLFPp1hjVWZY4Fl4-nHwde48_fkJjNbj71Tdsnn9GU1ngXz99e38WgeOMFFHWShsQxgmOFQpwoEMkxS0DzTBhRqa4EBCikgSqTKslRpaUX7e8ilYNaGskv6x7v-D_dNEu8rtzPVIS6NiyfuaxSXVR7_1utYSaVZqz8edYeIZ_nUqPwHPgdllQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Herrholz, A. ; Oppenheimer, F. ; Hartmann, P. A. ; Schallenberg, A. ; Nebel, W. ; Grimm, C. ; Damm, M. ; Haase, J. ; Brame, F. ; Herrera, F. ; Villar, E. ; Sander, I. ; Jantsch, A. ; Fouilliart, A.-M. ; Martinez, M.</creator><creatorcontrib>Herrholz, A. ; Oppenheimer, F. ; Hartmann, P. A. ; Schallenberg, A. ; Nebel, W. ; Grimm, C. ; Damm, M. ; Haase, J. ; Brame, F. ; Herrera, F. ; Villar, E. ; Sander, I. ; Jantsch, A. ; Fouilliart, A.-M. ; Martinez, M.</creatorcontrib><description>Today's heterogeneous embedded systems combine components from different domains, such as software, analogue hardware and digital hardware. The design and implementation of these systems is still a complex and error-prone task due to the different Models of Computations (MoCs), design languages and tools associated with each of the domains. Though making such systems adaptive is technologically feasible, most of the current design methodologies do not explicitely support adaptive architectures. This paper present the ANDRES project. The main objective of ANDRES is the development of a seamless design flow for adaptive heterogeneous embedded systems (AHES) based on the modelling language SystemC. Using domain-specific modelling extensions and libraries, ANDRES will provide means to efficiently use and exploit adaptivity in embedded system design. The design flow is completed by a methodology tools for automatic hardware and software synthesis for adaptive architectures.</description><identifier>ISSN: 1946-147X</identifier><identifier>ISBN: 1424410592</identifier><identifier>ISBN: 9781424410590</identifier><identifier>ISBN: 1424410606</identifier><identifier>ISBN: 9781424410606</identifier><identifier>EISSN: 1946-1488</identifier><identifier>EISBN: 1424410606</identifier><identifier>EISBN: 9781424410606</identifier><identifier>DOI: 10.1109/FPL.2007.4380679</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adaptive systems ; Communication industry ; Computational modeling ; Computer architecture ; Computer programming languages ; Design ; Embedded software ; Embedded system ; Field programmable gate arrays ; Hardware ; Integrated circuits ; Linguistics ; Logic design ; Query languages ; Runtime ; Software tools</subject><ispartof>2007 International Conference on Field Programmable Logic and Applications, 2007, p.396-401</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4380679$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,885,2057,4049,4050,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4380679$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttps://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-63670$$DView record from Swedish Publication Index$$Hfree_for_read</backlink></links><search><creatorcontrib>Herrholz, A.</creatorcontrib><creatorcontrib>Oppenheimer, F.</creatorcontrib><creatorcontrib>Hartmann, P. A.</creatorcontrib><creatorcontrib>Schallenberg, A.</creatorcontrib><creatorcontrib>Nebel, W.</creatorcontrib><creatorcontrib>Grimm, C.</creatorcontrib><creatorcontrib>Damm, M.</creatorcontrib><creatorcontrib>Haase, J.</creatorcontrib><creatorcontrib>Brame, F.</creatorcontrib><creatorcontrib>Herrera, F.</creatorcontrib><creatorcontrib>Villar, E.</creatorcontrib><creatorcontrib>Sander, I.</creatorcontrib><creatorcontrib>Jantsch, A.</creatorcontrib><creatorcontrib>Fouilliart, A.-M.</creatorcontrib><creatorcontrib>Martinez, M.</creatorcontrib><title>The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems</title><title>2007 International Conference on Field Programmable Logic and Applications</title><addtitle>FPL</addtitle><description>Today's heterogeneous embedded systems combine components from different domains, such as software, analogue hardware and digital hardware. The design and implementation of these systems is still a complex and error-prone task due to the different Models of Computations (MoCs), design languages and tools associated with each of the domains. Though making such systems adaptive is technologically feasible, most of the current design methodologies do not explicitely support adaptive architectures. This paper present the ANDRES project. The main objective of ANDRES is the development of a seamless design flow for adaptive heterogeneous embedded systems (AHES) based on the modelling language SystemC. Using domain-specific modelling extensions and libraries, ANDRES will provide means to efficiently use and exploit adaptivity in embedded system design. The design flow is completed by a methodology tools for automatic hardware and software synthesis for adaptive architectures.</description><subject>Adaptive systems</subject><subject>Communication industry</subject><subject>Computational modeling</subject><subject>Computer architecture</subject><subject>Computer programming languages</subject><subject>Design</subject><subject>Embedded software</subject><subject>Embedded system</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Integrated circuits</subject><subject>Linguistics</subject><subject>Logic design</subject><subject>Query languages</subject><subject>Runtime</subject><subject>Software tools</subject><issn>1946-147X</issn><issn>1946-1488</issn><isbn>1424410592</isbn><isbn>9781424410590</isbn><isbn>1424410606</isbn><isbn>9781424410606</isbn><isbn>1424410606</isbn><isbn>9781424410606</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kE1rwkAQhrdfUGu9F3rZH2Dsfoy7SW-itRaEirWlPYXNZhLXaiLZhOK_b0BxLi_D8zAMLyEPnA04Z9HTdDEfCMb0AGTIlI4uyB0HAcCZYuqSdHgEKuAQhldnMIzE9Rno71vS837D2pERaNAd8rNaIx0VaYWeLqpyg7Z-bnezPXjnqSlSOkHv8oKWGV02RbByO6RLtGWRubypTLLFPp1hjVWZY4Fl4-nHwde48_fkJjNbj71Tdsnn9GU1ngXz99e38WgeOMFFHWShsQxgmOFQpwoEMkxS0DzTBhRqa4EBCikgSqTKslRpaUX7e8ilYNaGskv6x7v-D_dNEu8rtzPVIS6NiyfuaxSXVR7_1utYSaVZqz8edYeIZ_nUqPwHPgdllQ</recordid><startdate>200708</startdate><enddate>200708</enddate><creator>Herrholz, A.</creator><creator>Oppenheimer, F.</creator><creator>Hartmann, P. A.</creator><creator>Schallenberg, A.</creator><creator>Nebel, W.</creator><creator>Grimm, C.</creator><creator>Damm, M.</creator><creator>Haase, J.</creator><creator>Brame, F.</creator><creator>Herrera, F.</creator><creator>Villar, E.</creator><creator>Sander, I.</creator><creator>Jantsch, A.</creator><creator>Fouilliart, A.-M.</creator><creator>Martinez, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>ADTPV</scope><scope>BNKNJ</scope><scope>D8V</scope></search><sort><creationdate>200708</creationdate><title>The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems</title><author>Herrholz, A. ; Oppenheimer, F. ; Hartmann, P. A. ; Schallenberg, A. ; Nebel, W. ; Grimm, C. ; Damm, M. ; Haase, J. ; Brame, F. ; Herrera, F. ; Villar, E. ; Sander, I. ; Jantsch, A. ; Fouilliart, A.-M. ; Martinez, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i212t-f8ac0445fe57d642e0ebd471f7a46e7cc404e23249b36ffd673c247481320cc83</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Adaptive systems</topic><topic>Communication industry</topic><topic>Computational modeling</topic><topic>Computer architecture</topic><topic>Computer programming languages</topic><topic>Design</topic><topic>Embedded software</topic><topic>Embedded system</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Integrated circuits</topic><topic>Linguistics</topic><topic>Logic design</topic><topic>Query languages</topic><topic>Runtime</topic><topic>Software tools</topic><toplevel>online_resources</toplevel><creatorcontrib>Herrholz, A.</creatorcontrib><creatorcontrib>Oppenheimer, F.</creatorcontrib><creatorcontrib>Hartmann, P. A.</creatorcontrib><creatorcontrib>Schallenberg, A.</creatorcontrib><creatorcontrib>Nebel, W.</creatorcontrib><creatorcontrib>Grimm, C.</creatorcontrib><creatorcontrib>Damm, M.</creatorcontrib><creatorcontrib>Haase, J.</creatorcontrib><creatorcontrib>Brame, F.</creatorcontrib><creatorcontrib>Herrera, F.</creatorcontrib><creatorcontrib>Villar, E.</creatorcontrib><creatorcontrib>Sander, I.</creatorcontrib><creatorcontrib>Jantsch, A.</creatorcontrib><creatorcontrib>Fouilliart, A.-M.</creatorcontrib><creatorcontrib>Martinez, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>SwePub</collection><collection>SwePub Conference</collection><collection>SWEPUB Kungliga Tekniska Högskolan</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Herrholz, A.</au><au>Oppenheimer, F.</au><au>Hartmann, P. A.</au><au>Schallenberg, A.</au><au>Nebel, W.</au><au>Grimm, C.</au><au>Damm, M.</au><au>Haase, J.</au><au>Brame, F.</au><au>Herrera, F.</au><au>Villar, E.</au><au>Sander, I.</au><au>Jantsch, A.</au><au>Fouilliart, A.-M.</au><au>Martinez, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems</atitle><btitle>2007 International Conference on Field Programmable Logic and Applications</btitle><stitle>FPL</stitle><date>2007-08</date><risdate>2007</risdate><spage>396</spage><epage>401</epage><pages>396-401</pages><issn>1946-147X</issn><eissn>1946-1488</eissn><isbn>1424410592</isbn><isbn>9781424410590</isbn><isbn>1424410606</isbn><isbn>9781424410606</isbn><eisbn>1424410606</eisbn><eisbn>9781424410606</eisbn><abstract>Today's heterogeneous embedded systems combine components from different domains, such as software, analogue hardware and digital hardware. The design and implementation of these systems is still a complex and error-prone task due to the different Models of Computations (MoCs), design languages and tools associated with each of the domains. Though making such systems adaptive is technologically feasible, most of the current design methodologies do not explicitely support adaptive architectures. This paper present the ANDRES project. The main objective of ANDRES is the development of a seamless design flow for adaptive heterogeneous embedded systems (AHES) based on the modelling language SystemC. Using domain-specific modelling extensions and libraries, ANDRES will provide means to efficiently use and exploit adaptivity in embedded system design. The design flow is completed by a methodology tools for automatic hardware and software synthesis for adaptive architectures.</abstract><pub>IEEE</pub><doi>10.1109/FPL.2007.4380679</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1946-147X
ispartof 2007 International Conference on Field Programmable Logic and Applications, 2007, p.396-401
issn 1946-147X
1946-1488
language eng
recordid cdi_ieee_primary_4380679
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Adaptive systems
Communication industry
Computational modeling
Computer architecture
Computer programming languages
Design
Embedded software
Embedded system
Field programmable gate arrays
Hardware
Integrated circuits
Linguistics
Logic design
Query languages
Runtime
Software tools
title The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T19%3A52%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-swepub_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=The%20Andres%20Project:%20Analysis%20and%20Design%20of%20Run-Time%20Reconfigurable,%20Heterogeneous%20Systems&rft.btitle=2007%20International%20Conference%20on%20Field%20Programmable%20Logic%20and%20Applications&rft.au=Herrholz,%20A.&rft.date=2007-08&rft.spage=396&rft.epage=401&rft.pages=396-401&rft.issn=1946-147X&rft.eissn=1946-1488&rft.isbn=1424410592&rft.isbn_list=9781424410590&rft.isbn_list=1424410606&rft.isbn_list=9781424410606&rft_id=info:doi/10.1109/FPL.2007.4380679&rft_dat=%3Cswepub_6IE%3Eoai_DiVA_org_kth_63670%3C/swepub_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424410606&rft.eisbn_list=9781424410606&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4380679&rfr_iscdi=true