Discrete-Time Cellular Neural Networks in FPGA

This paper describes a novel architecture for the hardware implementation of non-linear multi-layer cellular neural networks. This makes it feasible to design CNNs with millions of neurons accommodated in low price FPGA devices, being able to process standard video in real time.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Martinez-Alvarez, J.J., Toledo-Moreo, F.J., Ferrandez-Vicente, J.M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 294
container_issue
container_start_page 293
container_title
container_volume
creator Martinez-Alvarez, J.J.
Toledo-Moreo, F.J.
Ferrandez-Vicente, J.M.
description This paper describes a novel architecture for the hardware implementation of non-linear multi-layer cellular neural networks. This makes it feasible to design CNNs with millions of neurons accommodated in low price FPGA devices, being able to process standard video in real time.
doi_str_mv 10.1109/FCCM.2007.25
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4297271</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4297271</ieee_id><sourcerecordid>4297271</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-5f39fb6f65930c241224c5106d37003906c858260eb476fee62541ce85152e173</originalsourceid><addsrcrecordid>eNotjbFOwzAUAC0hJFDJxsaSH0h4fvaz47EypCAV6NDOVWpeJIMLyE6F-HuK6C233QlxLaGVEtxt7_1TiwC2RToTlbMdWOMInQa4EFUpb3BEOW2JLkV7F0vIPHGzjnuuPad0SEOun_mQh3TU9P2Z30sdP-p-tZhfifNxSIWrk2di09-v_UOzfFk8-vmyidLS1NCo3LgzoyGnIKCWiDqQBPOq7N8bTOioQwO809aMzAZJy8AdSUKWVs3EzX83MvP2K8f9kH-2Gp1FK9Uv1Ec-EQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Discrete-Time Cellular Neural Networks in FPGA</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Martinez-Alvarez, J.J. ; Toledo-Moreo, F.J. ; Ferrandez-Vicente, J.M.</creator><creatorcontrib>Martinez-Alvarez, J.J. ; Toledo-Moreo, F.J. ; Ferrandez-Vicente, J.M.</creatorcontrib><description>This paper describes a novel architecture for the hardware implementation of non-linear multi-layer cellular neural networks. This makes it feasible to design CNNs with millions of neurons accommodated in low price FPGA devices, being able to process standard video in real time.</description><identifier>ISBN: 9780769529400</identifier><identifier>ISBN: 0769529402</identifier><identifier>DOI: 10.1109/FCCM.2007.25</identifier><language>eng</language><publisher>IEEE</publisher><subject>Cellular neural networks ; Computer architecture ; Computer networks ; Convolution ; Field programmable gate arrays ; Hospitals ; Image edge detection ; Neural network hardware ; Neurons ; Pins</subject><ispartof>15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007), 2007, p.293-294</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4297271$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4297271$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Martinez-Alvarez, J.J.</creatorcontrib><creatorcontrib>Toledo-Moreo, F.J.</creatorcontrib><creatorcontrib>Ferrandez-Vicente, J.M.</creatorcontrib><title>Discrete-Time Cellular Neural Networks in FPGA</title><title>15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007)</title><addtitle>FCCM</addtitle><description>This paper describes a novel architecture for the hardware implementation of non-linear multi-layer cellular neural networks. This makes it feasible to design CNNs with millions of neurons accommodated in low price FPGA devices, being able to process standard video in real time.</description><subject>Cellular neural networks</subject><subject>Computer architecture</subject><subject>Computer networks</subject><subject>Convolution</subject><subject>Field programmable gate arrays</subject><subject>Hospitals</subject><subject>Image edge detection</subject><subject>Neural network hardware</subject><subject>Neurons</subject><subject>Pins</subject><isbn>9780769529400</isbn><isbn>0769529402</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjbFOwzAUAC0hJFDJxsaSH0h4fvaz47EypCAV6NDOVWpeJIMLyE6F-HuK6C233QlxLaGVEtxt7_1TiwC2RToTlbMdWOMInQa4EFUpb3BEOW2JLkV7F0vIPHGzjnuuPad0SEOun_mQh3TU9P2Z30sdP-p-tZhfifNxSIWrk2di09-v_UOzfFk8-vmyidLS1NCo3LgzoyGnIKCWiDqQBPOq7N8bTOioQwO809aMzAZJy8AdSUKWVs3EzX83MvP2K8f9kH-2Gp1FK9Uv1Ec-EQ</recordid><startdate>200704</startdate><enddate>200704</enddate><creator>Martinez-Alvarez, J.J.</creator><creator>Toledo-Moreo, F.J.</creator><creator>Ferrandez-Vicente, J.M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200704</creationdate><title>Discrete-Time Cellular Neural Networks in FPGA</title><author>Martinez-Alvarez, J.J. ; Toledo-Moreo, F.J. ; Ferrandez-Vicente, J.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-5f39fb6f65930c241224c5106d37003906c858260eb476fee62541ce85152e173</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Cellular neural networks</topic><topic>Computer architecture</topic><topic>Computer networks</topic><topic>Convolution</topic><topic>Field programmable gate arrays</topic><topic>Hospitals</topic><topic>Image edge detection</topic><topic>Neural network hardware</topic><topic>Neurons</topic><topic>Pins</topic><toplevel>online_resources</toplevel><creatorcontrib>Martinez-Alvarez, J.J.</creatorcontrib><creatorcontrib>Toledo-Moreo, F.J.</creatorcontrib><creatorcontrib>Ferrandez-Vicente, J.M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Martinez-Alvarez, J.J.</au><au>Toledo-Moreo, F.J.</au><au>Ferrandez-Vicente, J.M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Discrete-Time Cellular Neural Networks in FPGA</atitle><btitle>15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007)</btitle><stitle>FCCM</stitle><date>2007-04</date><risdate>2007</risdate><spage>293</spage><epage>294</epage><pages>293-294</pages><isbn>9780769529400</isbn><isbn>0769529402</isbn><abstract>This paper describes a novel architecture for the hardware implementation of non-linear multi-layer cellular neural networks. This makes it feasible to design CNNs with millions of neurons accommodated in low price FPGA devices, being able to process standard video in real time.</abstract><pub>IEEE</pub><doi>10.1109/FCCM.2007.25</doi><tpages>2</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780769529400
ispartof 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007), 2007, p.293-294
issn
language eng
recordid cdi_ieee_primary_4297271
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Cellular neural networks
Computer architecture
Computer networks
Convolution
Field programmable gate arrays
Hospitals
Image edge detection
Neural network hardware
Neurons
Pins
title Discrete-Time Cellular Neural Networks in FPGA
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T09%3A29%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Discrete-Time%20Cellular%20Neural%20Networks%20in%20FPGA&rft.btitle=15th%20Annual%20IEEE%20Symposium%20on%20Field-Programmable%20Custom%20Computing%20Machines%20(FCCM%202007)&rft.au=Martinez-Alvarez,%20J.J.&rft.date=2007-04&rft.spage=293&rft.epage=294&rft.pages=293-294&rft.isbn=9780769529400&rft.isbn_list=0769529402&rft_id=info:doi/10.1109/FCCM.2007.25&rft_dat=%3Cieee_6IE%3E4297271%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4297271&rfr_iscdi=true