The ARISE Reconfigurable Instruction Set Extensions Framework

In this paper, we introduce the ARISE framework for the systematic extension of typical processors with the necessary infrastructure to support arbitrary number and type of reconfigurable hardware units. ARISE extends the micro-architecture of the processor with an interface to allow the coupling of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Vassiliadis, N., Theodoridis, G., Nikolaidis, S.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 160
container_issue
container_start_page 153
container_title
container_volume
creator Vassiliadis, N.
Theodoridis, G.
Nikolaidis, S.
description In this paper, we introduce the ARISE framework for the systematic extension of typical processors with the necessary infrastructure to support arbitrary number and type of reconfigurable hardware units. ARISE extends the micro-architecture of the processor with an interface to allow the coupling of the hardware units. Furthermore, the instruction set of the processor is extended with instructions which expose to the programmer/compiler the full control of the interface. This control includes the configuration of operations on the hardware units, execution of these operations, and communication of data between the processor and the units. The new instructions are incorporated without the need to redesign the processor instruction set architecture. To evaluate our proposal a model of an ARISE extended MIPS processor has been designed. Using a turbodecoder algorithm as benchmarking application a simulation of the ARISE model has been performed. Performance results show impressive application speedups up to times7.5.
doi_str_mv 10.1109/ICSAMOS.2007.4285746
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4285746</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4285746</ieee_id><sourcerecordid>4285746</sourcerecordid><originalsourceid>FETCH-LOGICAL-i221t-7c8b40b94fbdacc1f3a508993e92f8036d595621bb4909d4e795f04c10462f0a3</originalsourceid><addsrcrecordid>eNotj9FKwzAYRgMiqHNPoBd5gdY_yZ82ufCilE4Lk8E6r0eSJlrdOkk61Ld34L6bw7k58BFyzyBnDPRDW3fVy6rLOUCZI1eyxOKC3DDkiAykwisyT-kDThMaC8WuyePm3dNq3XYNXXt3GMPwdozG7jxtxzTFo5uGw0g7P9HmZ_JjOlmii2j2_vsQP2_JZTC75OdnzsjrotnUz9ly9dTW1TIbOGdTVjplEazGYHvjHAvCSFBaC695UCCKXmpZcGYtatA9-lLLAOgYYMEDGDEjd__dwXu__YrD3sTf7fmh-AN6QEbC</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>The ARISE Reconfigurable Instruction Set Extensions Framework</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Vassiliadis, N. ; Theodoridis, G. ; Nikolaidis, S.</creator><creatorcontrib>Vassiliadis, N. ; Theodoridis, G. ; Nikolaidis, S.</creatorcontrib><description>In this paper, we introduce the ARISE framework for the systematic extension of typical processors with the necessary infrastructure to support arbitrary number and type of reconfigurable hardware units. ARISE extends the micro-architecture of the processor with an interface to allow the coupling of the hardware units. Furthermore, the instruction set of the processor is extended with instructions which expose to the programmer/compiler the full control of the interface. This control includes the configuration of operations on the hardware units, execution of these operations, and communication of data between the processor and the units. The new instructions are incorporated without the need to redesign the processor instruction set architecture. To evaluate our proposal a model of an ARISE extended MIPS processor has been designed. Using a turbodecoder algorithm as benchmarking application a simulation of the ARISE model has been performed. Performance results show impressive application speedups up to times7.5.</description><identifier>ISBN: 1424410584</identifier><identifier>ISBN: 9781424410583</identifier><identifier>DOI: 10.1109/ICSAMOS.2007.4285746</identifier><language>eng</language><publisher>IEEE</publisher><subject>Communication system control ; Computer aided instruction ; Explosions ; Hardware ; Microarchitecture ; Physics computing ; Process design ; Program processors ; Programming profession ; Proposals</subject><ispartof>2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, 2007, p.153-160</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4285746$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4285746$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Vassiliadis, N.</creatorcontrib><creatorcontrib>Theodoridis, G.</creatorcontrib><creatorcontrib>Nikolaidis, S.</creatorcontrib><title>The ARISE Reconfigurable Instruction Set Extensions Framework</title><title>2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation</title><addtitle>ICSAMOS</addtitle><description>In this paper, we introduce the ARISE framework for the systematic extension of typical processors with the necessary infrastructure to support arbitrary number and type of reconfigurable hardware units. ARISE extends the micro-architecture of the processor with an interface to allow the coupling of the hardware units. Furthermore, the instruction set of the processor is extended with instructions which expose to the programmer/compiler the full control of the interface. This control includes the configuration of operations on the hardware units, execution of these operations, and communication of data between the processor and the units. The new instructions are incorporated without the need to redesign the processor instruction set architecture. To evaluate our proposal a model of an ARISE extended MIPS processor has been designed. Using a turbodecoder algorithm as benchmarking application a simulation of the ARISE model has been performed. Performance results show impressive application speedups up to times7.5.</description><subject>Communication system control</subject><subject>Computer aided instruction</subject><subject>Explosions</subject><subject>Hardware</subject><subject>Microarchitecture</subject><subject>Physics computing</subject><subject>Process design</subject><subject>Program processors</subject><subject>Programming profession</subject><subject>Proposals</subject><isbn>1424410584</isbn><isbn>9781424410583</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj9FKwzAYRgMiqHNPoBd5gdY_yZ82ufCilE4Lk8E6r0eSJlrdOkk61Ld34L6bw7k58BFyzyBnDPRDW3fVy6rLOUCZI1eyxOKC3DDkiAykwisyT-kDThMaC8WuyePm3dNq3XYNXXt3GMPwdozG7jxtxzTFo5uGw0g7P9HmZ_JjOlmii2j2_vsQP2_JZTC75OdnzsjrotnUz9ly9dTW1TIbOGdTVjplEazGYHvjHAvCSFBaC695UCCKXmpZcGYtatA9-lLLAOgYYMEDGDEjd__dwXu__YrD3sTf7fmh-AN6QEbC</recordid><startdate>20070101</startdate><enddate>20070101</enddate><creator>Vassiliadis, N.</creator><creator>Theodoridis, G.</creator><creator>Nikolaidis, S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>20070101</creationdate><title>The ARISE Reconfigurable Instruction Set Extensions Framework</title><author>Vassiliadis, N. ; Theodoridis, G. ; Nikolaidis, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i221t-7c8b40b94fbdacc1f3a508993e92f8036d595621bb4909d4e795f04c10462f0a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Communication system control</topic><topic>Computer aided instruction</topic><topic>Explosions</topic><topic>Hardware</topic><topic>Microarchitecture</topic><topic>Physics computing</topic><topic>Process design</topic><topic>Program processors</topic><topic>Programming profession</topic><topic>Proposals</topic><toplevel>online_resources</toplevel><creatorcontrib>Vassiliadis, N.</creatorcontrib><creatorcontrib>Theodoridis, G.</creatorcontrib><creatorcontrib>Nikolaidis, S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Vassiliadis, N.</au><au>Theodoridis, G.</au><au>Nikolaidis, S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>The ARISE Reconfigurable Instruction Set Extensions Framework</atitle><btitle>2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation</btitle><stitle>ICSAMOS</stitle><date>2007-01-01</date><risdate>2007</risdate><spage>153</spage><epage>160</epage><pages>153-160</pages><isbn>1424410584</isbn><isbn>9781424410583</isbn><abstract>In this paper, we introduce the ARISE framework for the systematic extension of typical processors with the necessary infrastructure to support arbitrary number and type of reconfigurable hardware units. ARISE extends the micro-architecture of the processor with an interface to allow the coupling of the hardware units. Furthermore, the instruction set of the processor is extended with instructions which expose to the programmer/compiler the full control of the interface. This control includes the configuration of operations on the hardware units, execution of these operations, and communication of data between the processor and the units. The new instructions are incorporated without the need to redesign the processor instruction set architecture. To evaluate our proposal a model of an ARISE extended MIPS processor has been designed. Using a turbodecoder algorithm as benchmarking application a simulation of the ARISE model has been performed. Performance results show impressive application speedups up to times7.5.</abstract><pub>IEEE</pub><doi>10.1109/ICSAMOS.2007.4285746</doi><tpages>8</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1424410584
ispartof 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, 2007, p.153-160
issn
language eng
recordid cdi_ieee_primary_4285746
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Communication system control
Computer aided instruction
Explosions
Hardware
Microarchitecture
Physics computing
Process design
Program processors
Programming profession
Proposals
title The ARISE Reconfigurable Instruction Set Extensions Framework
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T12%3A15%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=The%20ARISE%20Reconfigurable%20Instruction%20Set%20Extensions%20Framework&rft.btitle=2007%20International%20Conference%20on%20Embedded%20Computer%20Systems:%20Architectures,%20Modeling%20and%20Simulation&rft.au=Vassiliadis,%20N.&rft.date=2007-01-01&rft.spage=153&rft.epage=160&rft.pages=153-160&rft.isbn=1424410584&rft.isbn_list=9781424410583&rft_id=info:doi/10.1109/ICSAMOS.2007.4285746&rft_dat=%3Cieee_6IE%3E4285746%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4285746&rfr_iscdi=true