Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems
Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a necessity for multiple-issue architectures, such as VLIW and TTA, to permit a viable realization of these designs. In this...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 7 |
|---|---|
| container_issue | |
| container_start_page | 1 |
| container_title | |
| container_volume | |
| creator | Aslam, N. Milward, M. Nousias, I. Arslan, T. Erdogan, A. |
| description | Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a necessity for multiple-issue architectures, such as VLIW and TTA, to permit a viable realization of these designs. In this paper, a code compression and decompression scheme suitable for newly emerging reconfigurable technologies is presented, which pose further challenges by having an order of magnitude higher memory requirement due to much wider instruction words than typical VLIW/TTA architectures. Two dictionary-based lossless compression schemes are implemented and compared for an example reconfigurable system. This paper looks at several conflicting design parameters, such as the compression ratio, silicon area and speed. Test programs for a 2D DCT, minimum error, wimax and H.264 have been evaluated with compression ratios in the range of 41% to 62% recorded with the best scheme. |
| doi_str_mv | 10.1109/IPDPS.2007.370392 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4228120</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4228120</ieee_id><sourcerecordid>4228120</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1332-ca53d88c0c5464b6c3926f3c790280f61926546e16e458ed78faaf5d9d5054d03</originalsourceid><addsrcrecordid>eNpNj9tKAzEYhCMq2FYfQLzJC-z657SbXOq26kLBYut1SZM_srKHkrQXfXtXFPFq-GaGgSHklkHOGJj7ejVfrXMOUOaiBGH4GZkyyaUEw4Cd_wEYfUEmTAnIOJTqikxT-gTgIKSZkE01eKTV0O0jptQMPbW9p3N0_5wwRFr36RCP7vDNFbYtfbQJPX0bi31oPo7R7lqk61M6YJeuyWWwbcKbX52R96fFpnrJlq_PdfWwzBomBM-cVcJr7cApWchd4cYTRRCuNMA1hIKNOCbICpRKoy91sDYob7wCJT2IGbn72W0QcbuPTWfjaSs512y89wWcN1HS</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Aslam, N. ; Milward, M. ; Nousias, I. ; Arslan, T. ; Erdogan, A.</creator><creatorcontrib>Aslam, N. ; Milward, M. ; Nousias, I. ; Arslan, T. ; Erdogan, A.</creatorcontrib><description>Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a necessity for multiple-issue architectures, such as VLIW and TTA, to permit a viable realization of these designs. In this paper, a code compression and decompression scheme suitable for newly emerging reconfigurable technologies is presented, which pose further challenges by having an order of magnitude higher memory requirement due to much wider instruction words than typical VLIW/TTA architectures. Two dictionary-based lossless compression schemes are implemented and compared for an example reconfigurable system. This paper looks at several conflicting design parameters, such as the compression ratio, silicon area and speed. Test programs for a 2D DCT, minimum error, wimax and H.264 have been evaluated with compression ratios in the range of 41% to 62% recorded with the best scheme.</description><identifier>ISSN: 1530-2075</identifier><identifier>ISBN: 1424409098</identifier><identifier>ISBN: 9781424409099</identifier><identifier>EISBN: 1424409101</identifier><identifier>EISBN: 9781424409105</identifier><identifier>DOI: 10.1109/IPDPS.2007.370392</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bandwidth ; Computer architecture ; Delay ; Embedded system ; Energy consumption ; Parallel processing ; Reconfigurable architectures ; Silicon ; Throughput ; VLIW</subject><ispartof>2007 IEEE International Parallel and Distributed Processing Symposium, 2007, p.1-7</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4228120$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4228120$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Aslam, N.</creatorcontrib><creatorcontrib>Milward, M.</creatorcontrib><creatorcontrib>Nousias, I.</creatorcontrib><creatorcontrib>Arslan, T.</creatorcontrib><creatorcontrib>Erdogan, A.</creatorcontrib><title>Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems</title><title>2007 IEEE International Parallel and Distributed Processing Symposium</title><addtitle>IPDPS</addtitle><description>Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a necessity for multiple-issue architectures, such as VLIW and TTA, to permit a viable realization of these designs. In this paper, a code compression and decompression scheme suitable for newly emerging reconfigurable technologies is presented, which pose further challenges by having an order of magnitude higher memory requirement due to much wider instruction words than typical VLIW/TTA architectures. Two dictionary-based lossless compression schemes are implemented and compared for an example reconfigurable system. This paper looks at several conflicting design parameters, such as the compression ratio, silicon area and speed. Test programs for a 2D DCT, minimum error, wimax and H.264 have been evaluated with compression ratios in the range of 41% to 62% recorded with the best scheme.</description><subject>Bandwidth</subject><subject>Computer architecture</subject><subject>Delay</subject><subject>Embedded system</subject><subject>Energy consumption</subject><subject>Parallel processing</subject><subject>Reconfigurable architectures</subject><subject>Silicon</subject><subject>Throughput</subject><subject>VLIW</subject><issn>1530-2075</issn><isbn>1424409098</isbn><isbn>9781424409099</isbn><isbn>1424409101</isbn><isbn>9781424409105</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpNj9tKAzEYhCMq2FYfQLzJC-z657SbXOq26kLBYut1SZM_srKHkrQXfXtXFPFq-GaGgSHklkHOGJj7ejVfrXMOUOaiBGH4GZkyyaUEw4Cd_wEYfUEmTAnIOJTqikxT-gTgIKSZkE01eKTV0O0jptQMPbW9p3N0_5wwRFr36RCP7vDNFbYtfbQJPX0bi31oPo7R7lqk61M6YJeuyWWwbcKbX52R96fFpnrJlq_PdfWwzBomBM-cVcJr7cApWchd4cYTRRCuNMA1hIKNOCbICpRKoy91sDYob7wCJT2IGbn72W0QcbuPTWfjaSs512y89wWcN1HS</recordid><startdate>200703</startdate><enddate>200703</enddate><creator>Aslam, N.</creator><creator>Milward, M.</creator><creator>Nousias, I.</creator><creator>Arslan, T.</creator><creator>Erdogan, A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200703</creationdate><title>Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems</title><author>Aslam, N. ; Milward, M. ; Nousias, I. ; Arslan, T. ; Erdogan, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1332-ca53d88c0c5464b6c3926f3c790280f61926546e16e458ed78faaf5d9d5054d03</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Bandwidth</topic><topic>Computer architecture</topic><topic>Delay</topic><topic>Embedded system</topic><topic>Energy consumption</topic><topic>Parallel processing</topic><topic>Reconfigurable architectures</topic><topic>Silicon</topic><topic>Throughput</topic><topic>VLIW</topic><toplevel>online_resources</toplevel><creatorcontrib>Aslam, N.</creatorcontrib><creatorcontrib>Milward, M.</creatorcontrib><creatorcontrib>Nousias, I.</creatorcontrib><creatorcontrib>Arslan, T.</creatorcontrib><creatorcontrib>Erdogan, A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Aslam, N.</au><au>Milward, M.</au><au>Nousias, I.</au><au>Arslan, T.</au><au>Erdogan, A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems</atitle><btitle>2007 IEEE International Parallel and Distributed Processing Symposium</btitle><stitle>IPDPS</stitle><date>2007-03</date><risdate>2007</risdate><spage>1</spage><epage>7</epage><pages>1-7</pages><issn>1530-2075</issn><isbn>1424409098</isbn><isbn>9781424409099</isbn><eisbn>1424409101</eisbn><eisbn>9781424409105</eisbn><abstract>Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a necessity for multiple-issue architectures, such as VLIW and TTA, to permit a viable realization of these designs. In this paper, a code compression and decompression scheme suitable for newly emerging reconfigurable technologies is presented, which pose further challenges by having an order of magnitude higher memory requirement due to much wider instruction words than typical VLIW/TTA architectures. Two dictionary-based lossless compression schemes are implemented and compared for an example reconfigurable system. This paper looks at several conflicting design parameters, such as the compression ratio, silicon area and speed. Test programs for a 2D DCT, minimum error, wimax and H.264 have been evaluated with compression ratios in the range of 41% to 62% recorded with the best scheme.</abstract><pub>IEEE</pub><doi>10.1109/IPDPS.2007.370392</doi><tpages>7</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1530-2075 |
| ispartof | 2007 IEEE International Parallel and Distributed Processing Symposium, 2007, p.1-7 |
| issn | 1530-2075 |
| language | eng |
| recordid | cdi_ieee_primary_4228120 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Bandwidth Computer architecture Delay Embedded system Energy consumption Parallel processing Reconfigurable architectures Silicon Throughput VLIW |
| title | Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T17%3A01%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Code%20Compression%20and%20Decompression%20for%20Instruction%20Cell%20Based%20Reconfigurable%20Systems&rft.btitle=2007%20IEEE%20International%20Parallel%20and%20Distributed%20Processing%20Symposium&rft.au=Aslam,%20N.&rft.date=2007-03&rft.spage=1&rft.epage=7&rft.pages=1-7&rft.issn=1530-2075&rft.isbn=1424409098&rft.isbn_list=9781424409099&rft_id=info:doi/10.1109/IPDPS.2007.370392&rft_dat=%3Cieee_6IE%3E4228120%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424409101&rft.eisbn_list=9781424409105&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4228120&rfr_iscdi=true |