Performance Aware Design of Communication Systems
In this paper we present a methodology for a performance aware design of communication systems including protocols and devices. The goal is to evaluate the performance already in early stages of the design process to avoid costly re-designs of bottlenecks in finished products. From protocol specific...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 46 |
|---|---|
| container_issue | |
| container_start_page | 39 |
| container_title | |
| container_volume | |
| creator | Pustina, L. Gerharz, M. Martini, P. Schwarzer, S. Deichmann, V. |
| description | In this paper we present a methodology for a performance aware design of communication systems including protocols and devices. The goal is to evaluate the performance already in early stages of the design process to avoid costly re-designs of bottlenecks in finished products. From protocol specifications given as sequence diagrams, we derive multiclass queueing networks as a means to estimate the performance of the system architecture before any executable prototype exists. This makes queueing theory accessible to system and protocol designers even if the designer is not familiar with details of queueing network theory. The methodology supports an easy evaluation of design alternatives without affecting the functional model. To achieve this, it incorporates the performance information into the system model in a non-invasive fashion, such that the system model remains meaningful without this information |
| doi_str_mv | 10.1109/LCN.2006.322068 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4116524</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4116524</ieee_id><sourcerecordid>4116524</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-f7b2fd9b4da5e7e4b47bb8acaae86d4cee33450182943d1ccf260e96bda08e93</originalsourceid><addsrcrecordid>eNo1jE1LxDAUACMquK49e_DSP9Cal7zm47hUV4WigntfkvRFIraVpiL77xXUuQxzGcYugdcA3F537WMtOFe1FIIrc8TOAQUiR7DymBVWm_826oStuEZRgeTyjBU5v_EfLAI2YsXgmeY4zYMbA5WbLzdTeUM5vY7lFMt2GobPMQW3pGksXw55oSFfsNPo3jMVf16z3fZ2195X3dPdQ7vpqgS6WaqovYi99di7hjShR-29ccE5MqrHQCQlNhyMsCh7CCEKxckq3ztuyMo1u_rdJiLaf8xpcPNhjwCqESi_ASQ3Rtc</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Performance Aware Design of Communication Systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Pustina, L. ; Gerharz, M. ; Martini, P. ; Schwarzer, S. ; Deichmann, V.</creator><creatorcontrib>Pustina, L. ; Gerharz, M. ; Martini, P. ; Schwarzer, S. ; Deichmann, V.</creatorcontrib><description>In this paper we present a methodology for a performance aware design of communication systems including protocols and devices. The goal is to evaluate the performance already in early stages of the design process to avoid costly re-designs of bottlenecks in finished products. From protocol specifications given as sequence diagrams, we derive multiclass queueing networks as a means to estimate the performance of the system architecture before any executable prototype exists. This makes queueing theory accessible to system and protocol designers even if the designer is not familiar with details of queueing network theory. The methodology supports an easy evaluation of design alternatives without affecting the functional model. To achieve this, it incorporates the performance information into the system model in a non-invasive fashion, such that the system model remains meaningful without this information</description><identifier>ISSN: 0742-1303</identifier><identifier>ISBN: 9781424404186</identifier><identifier>ISBN: 1424404185</identifier><identifier>EISBN: 1424404193</identifier><identifier>EISBN: 9781424404193</identifier><identifier>DOI: 10.1109/LCN.2006.322068</identifier><language>eng</language><publisher>IEEE</publisher><subject>Access protocols ; Communication systems ; Design engineering ; Hardware ; Performance analysis ; Power system modeling ; Prototypes ; Queueing analysis ; Unified modeling language ; Videoconference</subject><ispartof>Proceedings. 2006 31st IEEE Conference on Local Computer Networks, 2006, p.39-46</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4116524$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2057,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4116524$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Pustina, L.</creatorcontrib><creatorcontrib>Gerharz, M.</creatorcontrib><creatorcontrib>Martini, P.</creatorcontrib><creatorcontrib>Schwarzer, S.</creatorcontrib><creatorcontrib>Deichmann, V.</creatorcontrib><title>Performance Aware Design of Communication Systems</title><title>Proceedings. 2006 31st IEEE Conference on Local Computer Networks</title><addtitle>LCN</addtitle><description>In this paper we present a methodology for a performance aware design of communication systems including protocols and devices. The goal is to evaluate the performance already in early stages of the design process to avoid costly re-designs of bottlenecks in finished products. From protocol specifications given as sequence diagrams, we derive multiclass queueing networks as a means to estimate the performance of the system architecture before any executable prototype exists. This makes queueing theory accessible to system and protocol designers even if the designer is not familiar with details of queueing network theory. The methodology supports an easy evaluation of design alternatives without affecting the functional model. To achieve this, it incorporates the performance information into the system model in a non-invasive fashion, such that the system model remains meaningful without this information</description><subject>Access protocols</subject><subject>Communication systems</subject><subject>Design engineering</subject><subject>Hardware</subject><subject>Performance analysis</subject><subject>Power system modeling</subject><subject>Prototypes</subject><subject>Queueing analysis</subject><subject>Unified modeling language</subject><subject>Videoconference</subject><issn>0742-1303</issn><isbn>9781424404186</isbn><isbn>1424404185</isbn><isbn>1424404193</isbn><isbn>9781424404193</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1jE1LxDAUACMquK49e_DSP9Cal7zm47hUV4WigntfkvRFIraVpiL77xXUuQxzGcYugdcA3F537WMtOFe1FIIrc8TOAQUiR7DymBVWm_826oStuEZRgeTyjBU5v_EfLAI2YsXgmeY4zYMbA5WbLzdTeUM5vY7lFMt2GobPMQW3pGksXw55oSFfsNPo3jMVf16z3fZ2195X3dPdQ7vpqgS6WaqovYi99di7hjShR-29ccE5MqrHQCQlNhyMsCh7CCEKxckq3ztuyMo1u_rdJiLaf8xpcPNhjwCqESi_ASQ3Rtc</recordid><startdate>200611</startdate><enddate>200611</enddate><creator>Pustina, L.</creator><creator>Gerharz, M.</creator><creator>Martini, P.</creator><creator>Schwarzer, S.</creator><creator>Deichmann, V.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200611</creationdate><title>Performance Aware Design of Communication Systems</title><author>Pustina, L. ; Gerharz, M. ; Martini, P. ; Schwarzer, S. ; Deichmann, V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-f7b2fd9b4da5e7e4b47bb8acaae86d4cee33450182943d1ccf260e96bda08e93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Access protocols</topic><topic>Communication systems</topic><topic>Design engineering</topic><topic>Hardware</topic><topic>Performance analysis</topic><topic>Power system modeling</topic><topic>Prototypes</topic><topic>Queueing analysis</topic><topic>Unified modeling language</topic><topic>Videoconference</topic><toplevel>online_resources</toplevel><creatorcontrib>Pustina, L.</creatorcontrib><creatorcontrib>Gerharz, M.</creatorcontrib><creatorcontrib>Martini, P.</creatorcontrib><creatorcontrib>Schwarzer, S.</creatorcontrib><creatorcontrib>Deichmann, V.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pustina, L.</au><au>Gerharz, M.</au><au>Martini, P.</au><au>Schwarzer, S.</au><au>Deichmann, V.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Performance Aware Design of Communication Systems</atitle><btitle>Proceedings. 2006 31st IEEE Conference on Local Computer Networks</btitle><stitle>LCN</stitle><date>2006-11</date><risdate>2006</risdate><spage>39</spage><epage>46</epage><pages>39-46</pages><issn>0742-1303</issn><isbn>9781424404186</isbn><isbn>1424404185</isbn><eisbn>1424404193</eisbn><eisbn>9781424404193</eisbn><abstract>In this paper we present a methodology for a performance aware design of communication systems including protocols and devices. The goal is to evaluate the performance already in early stages of the design process to avoid costly re-designs of bottlenecks in finished products. From protocol specifications given as sequence diagrams, we derive multiclass queueing networks as a means to estimate the performance of the system architecture before any executable prototype exists. This makes queueing theory accessible to system and protocol designers even if the designer is not familiar with details of queueing network theory. The methodology supports an easy evaluation of design alternatives without affecting the functional model. To achieve this, it incorporates the performance information into the system model in a non-invasive fashion, such that the system model remains meaningful without this information</abstract><pub>IEEE</pub><doi>10.1109/LCN.2006.322068</doi><tpages>8</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0742-1303 |
| ispartof | Proceedings. 2006 31st IEEE Conference on Local Computer Networks, 2006, p.39-46 |
| issn | 0742-1303 |
| language | eng |
| recordid | cdi_ieee_primary_4116524 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Access protocols Communication systems Design engineering Hardware Performance analysis Power system modeling Prototypes Queueing analysis Unified modeling language Videoconference |
| title | Performance Aware Design of Communication Systems |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T06%3A49%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Performance%20Aware%20Design%20of%20Communication%20Systems&rft.btitle=Proceedings.%202006%2031st%20IEEE%20Conference%20on%20Local%20Computer%20Networks&rft.au=Pustina,%20L.&rft.date=2006-11&rft.spage=39&rft.epage=46&rft.pages=39-46&rft.issn=0742-1303&rft.isbn=9781424404186&rft.isbn_list=1424404185&rft_id=info:doi/10.1109/LCN.2006.322068&rft_dat=%3Cieee_6IE%3E4116524%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424404193&rft.eisbn_list=9781424404193&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4116524&rfr_iscdi=true |