A Wide Operating Frequency Range Delay-Locked Loop Using a Recursive D/A Converter

A wide operating frequency range, false-lock free delay-locked loop with mixed-mode calibration is presented. The recursive D/A converter in the auxiliary circuit expands the operating frequency range with minimum hardware by controlling the capacitive loading of a delay cell. Moreover, the sampling...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Byong-Chan Lim, In-Joon Jo, Dong-Soo Park, Kuk-Tae Hong
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Calibration Circuits Delay Detectors Frequency conversion Frequency locked loops Hardware Jitter Phase detection Sampling methods
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	459
container_issue
container_start_page	456
container_title
container_volume
creator	Byong-Chan Lim In-Joon Jo Dong-Soo Park Kuk-Tae Hong
description	A wide operating frequency range, false-lock free delay-locked loop with mixed-mode calibration is presented. The recursive D/A converter in the auxiliary circuit expands the operating frequency range with minimum hardware by controlling the capacitive loading of a delay cell. Moreover, the sampling phase detector with the D/A converter automatically tracks the false-lock free condition. The proposed DLL with equally spaced 14-phase clock outputs is implemented in 0.18-mum, 3.3V digital CMOS process, and its operating frequency ranges from 15MHz to 270MHz. The measured peak-to-peak jitter and rms jitter at 270MHz are 33.3psec and 3.93psec, respectively. The DLL occupies 0.22mm 2 and consumes 19mA
doi_str_mv	10.1109/ESSCIR.2006.307479
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4099802</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4099802</ieee_id><sourcerecordid>4099802</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-f473ee6a739458967e38c603fc835e08a44d2589daa524982c10afc082a78ad63</originalsourceid><addsrcrecordid>eNotjMtqwkAUQIc-oGLzA-1mfiB6Z-5kHsuQqhUCQqx0KcPkRtLaxE5U8O9raVdncQ6HsScBEyHATWfrdbGsJhJATxCMMu6GjaRWmAoU7pYlzlihpFKAgNkdGwmHkFqL-MCSYfgAAGG0Ei4bsSrn721NfHWg6I9tt-PzSN8n6sKFV77bEX-hvb-kZR8-qeZl3x_4ZvjtPK8onOLQnq_NNOdF350pHik-svvG7wdK_jlmm_nsrXhNy9ViWeRl2gqTHdNGGSTS3qBTmXXaENqgAZtgMSOwXqlaXkXtfSaVszII8E0AK72xvtY4Zs9_35aItofYfvl42SpwzoLEH0r8UPI</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A Wide Operating Frequency Range Delay-Locked Loop Using a Recursive D/A Converter</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Byong-Chan Lim ; In-Joon Jo ; Dong-Soo Park ; Kuk-Tae Hong</creator><creatorcontrib>Byong-Chan Lim ; In-Joon Jo ; Dong-Soo Park ; Kuk-Tae Hong</creatorcontrib><description>A wide operating frequency range, false-lock free delay-locked loop with mixed-mode calibration is presented. The recursive D/A converter in the auxiliary circuit expands the operating frequency range with minimum hardware by controlling the capacitive loading of a delay cell. Moreover, the sampling phase detector with the D/A converter automatically tracks the false-lock free condition. The proposed DLL with equally spaced 14-phase clock outputs is implemented in 0.18-mum, 3.3V digital CMOS process, and its operating frequency ranges from 15MHz to 270MHz. The measured peak-to-peak jitter and rms jitter at 270MHz are 33.3psec and 3.93psec, respectively. The DLL occupies 0.22mm 2 and consumes 19mA</description><identifier>ISSN: 1930-8833</identifier><identifier>ISBN: 9781424403035</identifier><identifier>ISBN: 1424403022</identifier><identifier>ISBN: 9781424403028</identifier><identifier>ISBN: 1424403030</identifier><identifier>EISSN: 2643-1319</identifier><identifier>DOI: 10.1109/ESSCIR.2006.307479</identifier><language>eng</language><publisher>IEEE</publisher><subject>Calibration ; Circuits ; Delay ; Detectors ; Frequency conversion ; Frequency locked loops ; Hardware ; Jitter ; Phase detection ; Sampling methods</subject><ispartof>2006 Proceedings of the 32nd European Solid-State Circuits Conference, 2006, p.456-459</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4099802$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,781,785,790,791,2059,27929,54924</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4099802$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Byong-Chan Lim</creatorcontrib><creatorcontrib>In-Joon Jo</creatorcontrib><creatorcontrib>Dong-Soo Park</creatorcontrib><creatorcontrib>Kuk-Tae Hong</creatorcontrib><title>A Wide Operating Frequency Range Delay-Locked Loop Using a Recursive D/A Converter</title><title>2006 Proceedings of the 32nd European Solid-State Circuits Conference</title><addtitle>ESSCIR</addtitle><description>A wide operating frequency range, false-lock free delay-locked loop with mixed-mode calibration is presented. The recursive D/A converter in the auxiliary circuit expands the operating frequency range with minimum hardware by controlling the capacitive loading of a delay cell. Moreover, the sampling phase detector with the D/A converter automatically tracks the false-lock free condition. The proposed DLL with equally spaced 14-phase clock outputs is implemented in 0.18-mum, 3.3V digital CMOS process, and its operating frequency ranges from 15MHz to 270MHz. The measured peak-to-peak jitter and rms jitter at 270MHz are 33.3psec and 3.93psec, respectively. The DLL occupies 0.22mm 2 and consumes 19mA</description><subject>Calibration</subject><subject>Circuits</subject><subject>Delay</subject><subject>Detectors</subject><subject>Frequency conversion</subject><subject>Frequency locked loops</subject><subject>Hardware</subject><subject>Jitter</subject><subject>Phase detection</subject><subject>Sampling methods</subject><issn>1930-8833</issn><issn>2643-1319</issn><isbn>9781424403035</isbn><isbn>1424403022</isbn><isbn>9781424403028</isbn><isbn>1424403030</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjMtqwkAUQIc-oGLzA-1mfiB6Z-5kHsuQqhUCQqx0KcPkRtLaxE5U8O9raVdncQ6HsScBEyHATWfrdbGsJhJATxCMMu6GjaRWmAoU7pYlzlihpFKAgNkdGwmHkFqL-MCSYfgAAGG0Ei4bsSrn721NfHWg6I9tt-PzSN8n6sKFV77bEX-hvb-kZR8-qeZl3x_4ZvjtPK8onOLQnq_NNOdF350pHik-svvG7wdK_jlmm_nsrXhNy9ViWeRl2gqTHdNGGSTS3qBTmXXaENqgAZtgMSOwXqlaXkXtfSaVszII8E0AK72xvtY4Zs9_35aItofYfvl42SpwzoLEH0r8UPI</recordid><startdate>200609</startdate><enddate>200609</enddate><creator>Byong-Chan Lim</creator><creator>In-Joon Jo</creator><creator>Dong-Soo Park</creator><creator>Kuk-Tae Hong</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200609</creationdate><title>A Wide Operating Frequency Range Delay-Locked Loop Using a Recursive D/A Converter</title><author>Byong-Chan Lim ; In-Joon Jo ; Dong-Soo Park ; Kuk-Tae Hong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-f473ee6a739458967e38c603fc835e08a44d2589daa524982c10afc082a78ad63</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Calibration</topic><topic>Circuits</topic><topic>Delay</topic><topic>Detectors</topic><topic>Frequency conversion</topic><topic>Frequency locked loops</topic><topic>Hardware</topic><topic>Jitter</topic><topic>Phase detection</topic><topic>Sampling methods</topic><toplevel>online_resources</toplevel><creatorcontrib>Byong-Chan Lim</creatorcontrib><creatorcontrib>In-Joon Jo</creatorcontrib><creatorcontrib>Dong-Soo Park</creatorcontrib><creatorcontrib>Kuk-Tae Hong</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Byong-Chan Lim</au><au>In-Joon Jo</au><au>Dong-Soo Park</au><au>Kuk-Tae Hong</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A Wide Operating Frequency Range Delay-Locked Loop Using a Recursive D/A Converter</atitle><btitle>2006 Proceedings of the 32nd European Solid-State Circuits Conference</btitle><stitle>ESSCIR</stitle><date>2006-09</date><risdate>2006</risdate><spage>456</spage><epage>459</epage><pages>456-459</pages><issn>1930-8833</issn><eissn>2643-1319</eissn><isbn>9781424403035</isbn><isbn>1424403022</isbn><isbn>9781424403028</isbn><isbn>1424403030</isbn><abstract>A wide operating frequency range, false-lock free delay-locked loop with mixed-mode calibration is presented. The recursive D/A converter in the auxiliary circuit expands the operating frequency range with minimum hardware by controlling the capacitive loading of a delay cell. Moreover, the sampling phase detector with the D/A converter automatically tracks the false-lock free condition. The proposed DLL with equally spaced 14-phase clock outputs is implemented in 0.18-mum, 3.3V digital CMOS process, and its operating frequency ranges from 15MHz to 270MHz. The measured peak-to-peak jitter and rms jitter at 270MHz are 33.3psec and 3.93psec, respectively. The DLL occupies 0.22mm 2 and consumes 19mA</abstract><pub>IEEE</pub><doi>10.1109/ESSCIR.2006.307479</doi><tpages>4</tpages></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISSN: 1930-8833
ispartof	2006 Proceedings of the 32nd European Solid-State Circuits Conference, 2006, p.456-459
issn	1930-8833 2643-1319
language	eng
recordid	cdi_ieee_primary_4099802
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Calibration Circuits Delay Detectors Frequency conversion Frequency locked loops Hardware Jitter Phase detection Sampling methods
title	A Wide Operating Frequency Range Delay-Locked Loop Using a Recursive D/A Converter
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T02%3A38%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20Wide%20Operating%20Frequency%20Range%20Delay-Locked%20Loop%20Using%20a%20Recursive%20D/A%20Converter&rft.btitle=2006%20Proceedings%20of%20the%2032nd%20European%20Solid-State%20Circuits%20Conference&rft.au=Byong-Chan%20Lim&rft.date=2006-09&rft.spage=456&rft.epage=459&rft.pages=456-459&rft.issn=1930-8833&rft.eissn=2643-1319&rft.isbn=9781424403035&rft.isbn_list=1424403022&rft.isbn_list=9781424403028&rft.isbn_list=1424403030&rft_id=info:doi/10.1109/ESSCIR.2006.307479&rft_dat=%3Cieee_6IE%3E4099802%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4099802&rfr_iscdi=true