A CMOS Low Voltage Charge Pump
Charge pump circuits are used for obtaining higher voltages than normal power supply voltage in flash memories, DRAMs and low voltage designs. In this paper, we present a charge pump circuit in standard CMOS technology that is suited for low voltage operation. Our proposed charge pump uses a cross-...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 946 |
|---|---|
| container_issue | |
| container_start_page | 941 |
| container_title | |
| container_volume | |
| creator | Bhalerao, S.A. Chaudhary, A.V. Patrikar, R.M. |
| description | Charge pump circuits are used for obtaining higher voltages than normal power supply voltage in flash memories, DRAMs and low voltage designs. In this paper, we present a charge pump circuit in standard CMOS technology that is suited for low voltage operation. Our proposed charge pump uses a cross- connected NMOS cell as the basic element and PMOS switches are employed to connect one stage to the next. The simulated output voltages of the proposed 4 stage charge pump for input voltage of 0.9 V, 1.2 V, 1.5 V, 1.8 V and 2.1 V are 3.9 V, 5.1 V, 6.35 V, 7.51 V and 8.4 V respectively. This proposed charge pump is suitable for low power CMOS mixed-mode designs. |
| doi_str_mv | 10.1109/VLSID.2007.9 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4092161</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4092161</ieee_id><sourcerecordid>4092161</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-e4b6de26c840c2c33d75ab1f81176e73266f94e06cd4879295c9d2d05d3fe9aa3</originalsourceid><addsrcrecordid>eNotzMtKAzEUANDgA5xWd-4EmR_I9OYmucldlvFVmFKhpduSJhkdaWmZqYh_r6CrsztC3CqolAKerJvl7KFCAFfxmShQe5DEqM_FCByxRUcIF6JQQFoykbsSo2H4AABvwRXiflrW88WybA5f5fqwO4W3XNbvof_l9XN_vBaXbdgN-ebfsVg9Pa7qF9ksnmf1tJEdw0lms6WUkaI3EDFqnZwNW9V6pRxlp5GoZZOBYjLeMbKNnDCBTbrNHIIei7u_tss5b459tw_998YAoyKlfwBppDuE</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A CMOS Low Voltage Charge Pump</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bhalerao, S.A. ; Chaudhary, A.V. ; Patrikar, R.M.</creator><creatorcontrib>Bhalerao, S.A. ; Chaudhary, A.V. ; Patrikar, R.M.</creatorcontrib><description>Charge pump circuits are used for obtaining higher voltages than normal power supply voltage in flash memories, DRAMs and low voltage designs. In this paper, we present a charge pump circuit in standard CMOS technology that is suited for low voltage operation. Our proposed charge pump uses a cross- connected NMOS cell as the basic element and PMOS switches are employed to connect one stage to the next. The simulated output voltages of the proposed 4 stage charge pump for input voltage of 0.9 V, 1.2 V, 1.5 V, 1.8 V and 2.1 V are 3.9 V, 5.1 V, 6.35 V, 7.51 V and 8.4 V respectively. This proposed charge pump is suitable for low power CMOS mixed-mode designs.</description><identifier>ISSN: 1063-9667</identifier><identifier>ISBN: 0769527620</identifier><identifier>ISBN: 9780769527628</identifier><identifier>EISSN: 2380-6923</identifier><identifier>DOI: 10.1109/VLSID.2007.9</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitors ; Charge pumps ; Circuits ; Clocks ; CMOS technology ; Diodes ; Low voltage ; MOS devices ; Power supplies ; Switches</subject><ispartof>20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007, p.941-946</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4092161$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4092161$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bhalerao, S.A.</creatorcontrib><creatorcontrib>Chaudhary, A.V.</creatorcontrib><creatorcontrib>Patrikar, R.M.</creatorcontrib><title>A CMOS Low Voltage Charge Pump</title><title>20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)</title><addtitle>VLSID</addtitle><description>Charge pump circuits are used for obtaining higher voltages than normal power supply voltage in flash memories, DRAMs and low voltage designs. In this paper, we present a charge pump circuit in standard CMOS technology that is suited for low voltage operation. Our proposed charge pump uses a cross- connected NMOS cell as the basic element and PMOS switches are employed to connect one stage to the next. The simulated output voltages of the proposed 4 stage charge pump for input voltage of 0.9 V, 1.2 V, 1.5 V, 1.8 V and 2.1 V are 3.9 V, 5.1 V, 6.35 V, 7.51 V and 8.4 V respectively. This proposed charge pump is suitable for low power CMOS mixed-mode designs.</description><subject>Capacitors</subject><subject>Charge pumps</subject><subject>Circuits</subject><subject>Clocks</subject><subject>CMOS technology</subject><subject>Diodes</subject><subject>Low voltage</subject><subject>MOS devices</subject><subject>Power supplies</subject><subject>Switches</subject><issn>1063-9667</issn><issn>2380-6923</issn><isbn>0769527620</isbn><isbn>9780769527628</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotzMtKAzEUANDgA5xWd-4EmR_I9OYmucldlvFVmFKhpduSJhkdaWmZqYh_r6CrsztC3CqolAKerJvl7KFCAFfxmShQe5DEqM_FCByxRUcIF6JQQFoykbsSo2H4AABvwRXiflrW88WybA5f5fqwO4W3XNbvof_l9XN_vBaXbdgN-ebfsVg9Pa7qF9ksnmf1tJEdw0lms6WUkaI3EDFqnZwNW9V6pRxlp5GoZZOBYjLeMbKNnDCBTbrNHIIei7u_tss5b459tw_998YAoyKlfwBppDuE</recordid><startdate>200701</startdate><enddate>200701</enddate><creator>Bhalerao, S.A.</creator><creator>Chaudhary, A.V.</creator><creator>Patrikar, R.M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200701</creationdate><title>A CMOS Low Voltage Charge Pump</title><author>Bhalerao, S.A. ; Chaudhary, A.V. ; Patrikar, R.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-e4b6de26c840c2c33d75ab1f81176e73266f94e06cd4879295c9d2d05d3fe9aa3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Capacitors</topic><topic>Charge pumps</topic><topic>Circuits</topic><topic>Clocks</topic><topic>CMOS technology</topic><topic>Diodes</topic><topic>Low voltage</topic><topic>MOS devices</topic><topic>Power supplies</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Bhalerao, S.A.</creatorcontrib><creatorcontrib>Chaudhary, A.V.</creatorcontrib><creatorcontrib>Patrikar, R.M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bhalerao, S.A.</au><au>Chaudhary, A.V.</au><au>Patrikar, R.M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A CMOS Low Voltage Charge Pump</atitle><btitle>20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)</btitle><stitle>VLSID</stitle><date>2007-01</date><risdate>2007</risdate><spage>941</spage><epage>946</epage><pages>941-946</pages><issn>1063-9667</issn><eissn>2380-6923</eissn><isbn>0769527620</isbn><isbn>9780769527628</isbn><abstract>Charge pump circuits are used for obtaining higher voltages than normal power supply voltage in flash memories, DRAMs and low voltage designs. In this paper, we present a charge pump circuit in standard CMOS technology that is suited for low voltage operation. Our proposed charge pump uses a cross- connected NMOS cell as the basic element and PMOS switches are employed to connect one stage to the next. The simulated output voltages of the proposed 4 stage charge pump for input voltage of 0.9 V, 1.2 V, 1.5 V, 1.8 V and 2.1 V are 3.9 V, 5.1 V, 6.35 V, 7.51 V and 8.4 V respectively. This proposed charge pump is suitable for low power CMOS mixed-mode designs.</abstract><pub>IEEE</pub><doi>10.1109/VLSID.2007.9</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-9667 |
| ispartof | 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007, p.941-946 |
| issn | 1063-9667 2380-6923 |
| language | eng |
| recordid | cdi_ieee_primary_4092161 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Capacitors Charge pumps Circuits Clocks CMOS technology Diodes Low voltage MOS devices Power supplies Switches |
| title | A CMOS Low Voltage Charge Pump |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T07%3A16%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20CMOS%20Low%20Voltage%20Charge%20Pump&rft.btitle=20th%20International%20Conference%20on%20VLSI%20Design%20held%20jointly%20with%206th%20International%20Conference%20on%20Embedded%20Systems%20(VLSID'07)&rft.au=Bhalerao,%20S.A.&rft.date=2007-01&rft.spage=941&rft.epage=946&rft.pages=941-946&rft.issn=1063-9667&rft.eissn=2380-6923&rft.isbn=0769527620&rft.isbn_list=9780769527628&rft_id=info:doi/10.1109/VLSID.2007.9&rft_dat=%3Cieee_6IE%3E4092161%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4092161&rfr_iscdi=true |