Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions
Boolean satisfiability is seeing increasing use as a decision procedure in electronic design automation (EDA) and other domains. Most applications encode their domain specific constraints in conjunctive normal form (CNF), which is accepted as input by most efficient contemporary SAT solvers (Moskewi...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 42 |
---|---|
container_issue | |
container_start_page | 37 |
container_title | |
container_volume | |
creator | Zhaohui Fu Sharad Malik |
description | Boolean satisfiability is seeing increasing use as a decision procedure in electronic design automation (EDA) and other domains. Most applications encode their domain specific constraints in conjunctive normal form (CNF), which is accepted as input by most efficient contemporary SAT solvers (Moskewicz et al., 2001). However, such translation may have information loss. For example, when a circuit is encoded into CNF, structural information such as gate orientation, logic paths, signal observability, etc. is lost. However, recent research (Li, 2000) shows that a substantial amount of the lost information can be restored in circuit form. This paper presents an efficient algorithm (CNF2CKT) for extracting circuit information from CNF instances. CNF2CKT is optimal in the sense that it extracts a maximum acyclic combinational circuit from any given CNF using the logic gates pre-specified in a library. The extracted circuit structure is valuable in various ways, particularly when the CNF is not encoded from the circuit, or the circuit description is not readily available. As an example, we show that the extracted circuit structure can be used to derive circuit observability don't cares (Bartlett et al., 1988) for speeding up CNF-SAT (Fu et al., 2005) |
doi_str_mv | 10.1109/VLSID.2007.81 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4092020</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4092020</ieee_id><sourcerecordid>4092020</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-a5e7df36dc2482d0c3d388e165436d8211a2ff1bcfcbde79a57540be2a43a0833</originalsourceid><addsrcrecordid>eNotjM1LwzAcQIMfYDc9evKSf6D1l6T5Okq36aDoYcPrSNNkZKztSFPR_96Cnh48Hg-hRwIFIaCfP-vddlVQAFkocoUyyhTkQlN2jRYgheZUCgo3KCMgWK6FkHdoMY4nAFAcZIbq9XeKxqbQH3E9HIPFVYh2CgnvUpxsmqLDPg4drob-NPVz-OXw-xA7c8abGXjlRhvDJYWhH-_RrTfn0T38c4n2m_W-esvrj9dt9VLnQUPKDXey9Uy0lpaKtmBZy5RyRPBylooSYqj3pLHeNq2T2nDJS2gcNSUzoBhboqe_bXDOHS4xdCb-HErQFCiwX8mBTvY</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Zhaohui Fu ; Sharad Malik</creator><creatorcontrib>Zhaohui Fu ; Sharad Malik</creatorcontrib><description>Boolean satisfiability is seeing increasing use as a decision procedure in electronic design automation (EDA) and other domains. Most applications encode their domain specific constraints in conjunctive normal form (CNF), which is accepted as input by most efficient contemporary SAT solvers (Moskewicz et al., 2001). However, such translation may have information loss. For example, when a circuit is encoded into CNF, structural information such as gate orientation, logic paths, signal observability, etc. is lost. However, recent research (Li, 2000) shows that a substantial amount of the lost information can be restored in circuit form. This paper presents an efficient algorithm (CNF2CKT) for extracting circuit information from CNF instances. CNF2CKT is optimal in the sense that it extracts a maximum acyclic combinational circuit from any given CNF using the logic gates pre-specified in a library. The extracted circuit structure is valuable in various ways, particularly when the CNF is not encoded from the circuit, or the circuit description is not readily available. As an example, we show that the extracted circuit structure can be used to derive circuit observability don't cares (Bartlett et al., 1988) for speeding up CNF-SAT (Fu et al., 2005)</description><identifier>ISSN: 1063-9667</identifier><identifier>ISBN: 0769527620</identifier><identifier>ISBN: 9780769527628</identifier><identifier>EISSN: 2380-6923</identifier><identifier>DOI: 10.1109/VLSID.2007.81</identifier><language>eng</language><publisher>IEEE</publisher><subject>Artificial intelligence ; Combinational circuits ; Data mining ; Electronic design automation and methodology ; Libraries ; Logic circuits ; Logic gates ; Observability ; Pattern matching ; Signal restoration</subject><ispartof>20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007, p.37-42</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4092020$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4092020$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Zhaohui Fu</creatorcontrib><creatorcontrib>Sharad Malik</creatorcontrib><title>Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions</title><title>20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)</title><addtitle>VLSID</addtitle><description>Boolean satisfiability is seeing increasing use as a decision procedure in electronic design automation (EDA) and other domains. Most applications encode their domain specific constraints in conjunctive normal form (CNF), which is accepted as input by most efficient contemporary SAT solvers (Moskewicz et al., 2001). However, such translation may have information loss. For example, when a circuit is encoded into CNF, structural information such as gate orientation, logic paths, signal observability, etc. is lost. However, recent research (Li, 2000) shows that a substantial amount of the lost information can be restored in circuit form. This paper presents an efficient algorithm (CNF2CKT) for extracting circuit information from CNF instances. CNF2CKT is optimal in the sense that it extracts a maximum acyclic combinational circuit from any given CNF using the logic gates pre-specified in a library. The extracted circuit structure is valuable in various ways, particularly when the CNF is not encoded from the circuit, or the circuit description is not readily available. As an example, we show that the extracted circuit structure can be used to derive circuit observability don't cares (Bartlett et al., 1988) for speeding up CNF-SAT (Fu et al., 2005)</description><subject>Artificial intelligence</subject><subject>Combinational circuits</subject><subject>Data mining</subject><subject>Electronic design automation and methodology</subject><subject>Libraries</subject><subject>Logic circuits</subject><subject>Logic gates</subject><subject>Observability</subject><subject>Pattern matching</subject><subject>Signal restoration</subject><issn>1063-9667</issn><issn>2380-6923</issn><isbn>0769527620</isbn><isbn>9780769527628</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjM1LwzAcQIMfYDc9evKSf6D1l6T5Okq36aDoYcPrSNNkZKztSFPR_96Cnh48Hg-hRwIFIaCfP-vddlVQAFkocoUyyhTkQlN2jRYgheZUCgo3KCMgWK6FkHdoMY4nAFAcZIbq9XeKxqbQH3E9HIPFVYh2CgnvUpxsmqLDPg4drob-NPVz-OXw-xA7c8abGXjlRhvDJYWhH-_RrTfn0T38c4n2m_W-esvrj9dt9VLnQUPKDXey9Uy0lpaKtmBZy5RyRPBylooSYqj3pLHeNq2T2nDJS2gcNSUzoBhboqe_bXDOHS4xdCb-HErQFCiwX8mBTvY</recordid><startdate>200701</startdate><enddate>200701</enddate><creator>Zhaohui Fu</creator><creator>Sharad Malik</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200701</creationdate><title>Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions</title><author>Zhaohui Fu ; Sharad Malik</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-a5e7df36dc2482d0c3d388e165436d8211a2ff1bcfcbde79a57540be2a43a0833</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Artificial intelligence</topic><topic>Combinational circuits</topic><topic>Data mining</topic><topic>Electronic design automation and methodology</topic><topic>Libraries</topic><topic>Logic circuits</topic><topic>Logic gates</topic><topic>Observability</topic><topic>Pattern matching</topic><topic>Signal restoration</topic><toplevel>online_resources</toplevel><creatorcontrib>Zhaohui Fu</creatorcontrib><creatorcontrib>Sharad Malik</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zhaohui Fu</au><au>Sharad Malik</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions</atitle><btitle>20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)</btitle><stitle>VLSID</stitle><date>2007-01</date><risdate>2007</risdate><spage>37</spage><epage>42</epage><pages>37-42</pages><issn>1063-9667</issn><eissn>2380-6923</eissn><isbn>0769527620</isbn><isbn>9780769527628</isbn><abstract>Boolean satisfiability is seeing increasing use as a decision procedure in electronic design automation (EDA) and other domains. Most applications encode their domain specific constraints in conjunctive normal form (CNF), which is accepted as input by most efficient contemporary SAT solvers (Moskewicz et al., 2001). However, such translation may have information loss. For example, when a circuit is encoded into CNF, structural information such as gate orientation, logic paths, signal observability, etc. is lost. However, recent research (Li, 2000) shows that a substantial amount of the lost information can be restored in circuit form. This paper presents an efficient algorithm (CNF2CKT) for extracting circuit information from CNF instances. CNF2CKT is optimal in the sense that it extracts a maximum acyclic combinational circuit from any given CNF using the logic gates pre-specified in a library. The extracted circuit structure is valuable in various ways, particularly when the CNF is not encoded from the circuit, or the circuit description is not readily available. As an example, we show that the extracted circuit structure can be used to derive circuit observability don't cares (Bartlett et al., 1988) for speeding up CNF-SAT (Fu et al., 2005)</abstract><pub>IEEE</pub><doi>10.1109/VLSID.2007.81</doi><tpages>6</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1063-9667 |
ispartof | 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007, p.37-42 |
issn | 1063-9667 2380-6923 |
language | eng |
recordid | cdi_ieee_primary_4092020 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Artificial intelligence Combinational circuits Data mining Electronic design automation and methodology Libraries Logic circuits Logic gates Observability Pattern matching Signal restoration |
title | Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T14%3A22%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Extracting%20Logic%20Circuit%20Structure%20from%20Conjunctive%20Normal%20Form%20Descriptions&rft.btitle=20th%20International%20Conference%20on%20VLSI%20Design%20held%20jointly%20with%206th%20International%20Conference%20on%20Embedded%20Systems%20(VLSID'07)&rft.au=Zhaohui%20Fu&rft.date=2007-01&rft.spage=37&rft.epage=42&rft.pages=37-42&rft.issn=1063-9667&rft.eissn=2380-6923&rft.isbn=0769527620&rft.isbn_list=9780769527628&rft_id=info:doi/10.1109/VLSID.2007.81&rft_dat=%3Cieee_6IE%3E4092020%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4092020&rfr_iscdi=true |