Design Considerations and Residual Offset Analysisfor an Autozero Transconductance Amplifier Topology
This his paper presents a standard topology autozero transconductance (AZT) amplifier systematic design flow and performance analysis. This topology uses two differential pairs; one for the signal path and one for offset compensation. A standard 0.6 mum CMOS technology was used and the residual offs...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 412 |
|---|---|
| container_issue | |
| container_start_page | 409 |
| container_title | |
| container_volume | 2 |
| creator | Danchiv, Andrei Bodea, Mircea Dan, Claudius |
| description | This his paper presents a standard topology autozero transconductance (AZT) amplifier systematic design flow and performance analysis. This topology uses two differential pairs; one for the signal path and one for offset compensation. A standard 0.6 mum CMOS technology was used and the residual offset resulted about 17 muV |
| doi_str_mv | 10.1109/SMICND.2006.284032 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4063260</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4063260</ieee_id><sourcerecordid>4063260</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-7e5e5119233952e1e511988d7aaee0ab9d8fef0a374b7734f0a5474d1cce7db73</originalsourceid><addsrcrecordid>eNotjMtOwzAURC0BEqX0B2DjH0jws06WUcqjUqESZMGucuPryii1KztZlK_HAmYzZ3SkQeiOkpJSUj98vK7bt1XJCFmWrBKEswt0QwUTgmStLtGMSiGLiqnPa7RI6YvkSFkJWc8QrCC5g8dt8MkZiHp0mbD2Br9nYyY94K21CUbceD2ck0s2xOxxM43hG2LAXdQ-9cGbqR-17wE3x9PgrIOIu3AKQzicb9GV1UOCxX_PUff02LUvxWb7vG6bTeFqMhYKJEhKa8Z5LRnQ31FVRmkNQPS-NpUFSzRXYq8UFxmlUMLQvgdl9orP0f3frQOA3Sm6o47nnSBLzpaE_wAfB1hz</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design Considerations and Residual Offset Analysisfor an Autozero Transconductance Amplifier Topology</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Danchiv, Andrei ; Bodea, Mircea ; Dan, Claudius</creator><creatorcontrib>Danchiv, Andrei ; Bodea, Mircea ; Dan, Claudius</creatorcontrib><description>This his paper presents a standard topology autozero transconductance (AZT) amplifier systematic design flow and performance analysis. This topology uses two differential pairs; one for the signal path and one for offset compensation. A standard 0.6 mum CMOS technology was used and the residual offset resulted about 17 muV</description><identifier>ISSN: 1545-827X</identifier><identifier>ISBN: 1424401097</identifier><identifier>ISBN: 9781424401093</identifier><identifier>DOI: 10.1109/SMICND.2006.284032</identifier><language>eng</language><publisher>IEEE</publisher><subject>autozero ; charge injection ; Choppers ; Circuit topology ; CMOS technology ; Operational amplifiers ; residual offset ; Signal processing ; Signal sampling ; Switches ; Transconductance ; Virtual colonoscopy ; Voltage</subject><ispartof>2006 International Semiconductor Conference, 2006, Vol.2, p.409-412</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4063260$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4063260$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Danchiv, Andrei</creatorcontrib><creatorcontrib>Bodea, Mircea</creatorcontrib><creatorcontrib>Dan, Claudius</creatorcontrib><title>Design Considerations and Residual Offset Analysisfor an Autozero Transconductance Amplifier Topology</title><title>2006 International Semiconductor Conference</title><addtitle>SMICND</addtitle><description>This his paper presents a standard topology autozero transconductance (AZT) amplifier systematic design flow and performance analysis. This topology uses two differential pairs; one for the signal path and one for offset compensation. A standard 0.6 mum CMOS technology was used and the residual offset resulted about 17 muV</description><subject>autozero</subject><subject>charge injection</subject><subject>Choppers</subject><subject>Circuit topology</subject><subject>CMOS technology</subject><subject>Operational amplifiers</subject><subject>residual offset</subject><subject>Signal processing</subject><subject>Signal sampling</subject><subject>Switches</subject><subject>Transconductance</subject><subject>Virtual colonoscopy</subject><subject>Voltage</subject><issn>1545-827X</issn><isbn>1424401097</isbn><isbn>9781424401093</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjMtOwzAURC0BEqX0B2DjH0jws06WUcqjUqESZMGucuPryii1KztZlK_HAmYzZ3SkQeiOkpJSUj98vK7bt1XJCFmWrBKEswt0QwUTgmStLtGMSiGLiqnPa7RI6YvkSFkJWc8QrCC5g8dt8MkZiHp0mbD2Br9nYyY94K21CUbceD2ck0s2xOxxM43hG2LAXdQ-9cGbqR-17wE3x9PgrIOIu3AKQzicb9GV1UOCxX_PUff02LUvxWb7vG6bTeFqMhYKJEhKa8Z5LRnQ31FVRmkNQPS-NpUFSzRXYq8UFxmlUMLQvgdl9orP0f3frQOA3Sm6o47nnSBLzpaE_wAfB1hz</recordid><startdate>200609</startdate><enddate>200609</enddate><creator>Danchiv, Andrei</creator><creator>Bodea, Mircea</creator><creator>Dan, Claudius</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200609</creationdate><title>Design Considerations and Residual Offset Analysisfor an Autozero Transconductance Amplifier Topology</title><author>Danchiv, Andrei ; Bodea, Mircea ; Dan, Claudius</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-7e5e5119233952e1e511988d7aaee0ab9d8fef0a374b7734f0a5474d1cce7db73</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>autozero</topic><topic>charge injection</topic><topic>Choppers</topic><topic>Circuit topology</topic><topic>CMOS technology</topic><topic>Operational amplifiers</topic><topic>residual offset</topic><topic>Signal processing</topic><topic>Signal sampling</topic><topic>Switches</topic><topic>Transconductance</topic><topic>Virtual colonoscopy</topic><topic>Voltage</topic><toplevel>online_resources</toplevel><creatorcontrib>Danchiv, Andrei</creatorcontrib><creatorcontrib>Bodea, Mircea</creatorcontrib><creatorcontrib>Dan, Claudius</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Danchiv, Andrei</au><au>Bodea, Mircea</au><au>Dan, Claudius</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design Considerations and Residual Offset Analysisfor an Autozero Transconductance Amplifier Topology</atitle><btitle>2006 International Semiconductor Conference</btitle><stitle>SMICND</stitle><date>2006-09</date><risdate>2006</risdate><volume>2</volume><spage>409</spage><epage>412</epage><pages>409-412</pages><issn>1545-827X</issn><isbn>1424401097</isbn><isbn>9781424401093</isbn><abstract>This his paper presents a standard topology autozero transconductance (AZT) amplifier systematic design flow and performance analysis. This topology uses two differential pairs; one for the signal path and one for offset compensation. A standard 0.6 mum CMOS technology was used and the residual offset resulted about 17 muV</abstract><pub>IEEE</pub><doi>10.1109/SMICND.2006.284032</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1545-827X |
| ispartof | 2006 International Semiconductor Conference, 2006, Vol.2, p.409-412 |
| issn | 1545-827X |
| language | eng |
| recordid | cdi_ieee_primary_4063260 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | autozero charge injection Choppers Circuit topology CMOS technology Operational amplifiers residual offset Signal processing Signal sampling Switches Transconductance Virtual colonoscopy Voltage |
| title | Design Considerations and Residual Offset Analysisfor an Autozero Transconductance Amplifier Topology |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T18%3A58%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20Considerations%20and%20Residual%20Offset%20Analysisfor%20an%20Autozero%20Transconductance%20Amplifier%20Topology&rft.btitle=2006%20International%20Semiconductor%20Conference&rft.au=Danchiv,%20Andrei&rft.date=2006-09&rft.volume=2&rft.spage=409&rft.epage=412&rft.pages=409-412&rft.issn=1545-827X&rft.isbn=1424401097&rft.isbn_list=9781424401093&rft_id=info:doi/10.1109/SMICND.2006.284032&rft_dat=%3Cieee_6IE%3E4063260%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4063260&rfr_iscdi=true |