Improved force-directed scheduling in high-throughput digital signal processing
This paper discusses improved force-directed scheduling and its application in the design of high-throughput DSP systems, such as real-time video VLSL circuits. We present a mathematical justification of the technique of force-directed scheduling, introduced by Paulin and Knight (1989), and we show...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on computer-aided design of integrated circuits and systems 1995-08, Vol.14 (8), p.945-960 |
|---|---|
| Hauptverfasser: | , , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 960 |
|---|---|
| container_issue | 8 |
| container_start_page | 945 |
| container_title | IEEE transactions on computer-aided design of integrated circuits and systems |
| container_volume | 14 |
| creator | Verhaegh, W.F.J. Lippens, P.E.R. Aarts, E.H.L. Korst, J.H.M. van Meerbergen, J.L. van der Werf, A. |
| description | This paper discusses improved force-directed scheduling and its application in the design of high-throughput DSP systems, such as real-time video VLSL circuits. We present a mathematical justification of the technique of force-directed scheduling, introduced by Paulin and Knight (1989), and we show how the algorithm can be used to find cost-effective time assignments and resource allocations, allowing trade-offs between processing units and memories. Furthermore, we present modifications that improve the effectiveness and the efficiency of the algorithm. The significance of the improvements is illustrated by an empirical performance analysis based on a number of problem instances.< > |
| doi_str_mv | 10.1109/43.402495 |
| format | Article |
| fullrecord | <record><control><sourceid>pascalfrancis_RIE</sourceid><recordid>TN_cdi_ieee_primary_402495</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>402495</ieee_id><sourcerecordid>3622514</sourcerecordid><originalsourceid>FETCH-LOGICAL-c310t-3ffc7bde0ce544e073ebc7a2bc2e3bebbe7e533bc31abe266b8c158e2232d8133</originalsourceid><addsrcrecordid>eNo9kDtPwzAUhS0EEqUwsDJlYGFwuX7VyYgqHpUqdYE5sp2bxChNIjtF4t9jlKrT0dX9zjccQu4ZrBiD4lmKlQQuC3VBFqwQmkqm2CVZANc5BdBwTW5i_AZgUvFiQfbbwxiGH6yyeggOaeUDuimd0bVYHTvfN5nvs9Y3LZ3aMBybdjxOWeUbP5kui77pUySFwxgTfEuuatNFvDvlkny9vX5uPuhu_77dvOyoEwwmKuraaVshOFRSImiB1mnDreMoLFqLGpUQNtHGIl-vbe6YypFzwaucCbEkT7PXhSHGgHU5Bn8w4bdkUP4vUUpRzksk9nFmRxOd6epgeufjuSDWnCsmE_YwYx4Rz9-T4w82rGd8</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Improved force-directed scheduling in high-throughput digital signal processing</title><source>IEEE Electronic Library (IEL)</source><creator>Verhaegh, W.F.J. ; Lippens, P.E.R. ; Aarts, E.H.L. ; Korst, J.H.M. ; van Meerbergen, J.L. ; van der Werf, A.</creator><creatorcontrib>Verhaegh, W.F.J. ; Lippens, P.E.R. ; Aarts, E.H.L. ; Korst, J.H.M. ; van Meerbergen, J.L. ; van der Werf, A.</creatorcontrib><description>This paper discusses improved force-directed scheduling and its application in the design of high-throughput DSP systems, such as real-time video VLSL circuits. We present a mathematical justification of the technique of force-directed scheduling, introduced by Paulin and Knight (1989), and we show how the algorithm can be used to find cost-effective time assignments and resource allocations, allowing trade-offs between processing units and memories. Furthermore, we present modifications that improve the effectiveness and the efficiency of the algorithm. The significance of the improvements is illustrated by an empirical performance analysis based on a number of problem instances.< ></description><identifier>ISSN: 0278-0070</identifier><identifier>EISSN: 1937-4151</identifier><identifier>DOI: 10.1109/43.402495</identifier><identifier>CODEN: ITCSDI</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Clocks ; Design. Technologies. Operation analysis. Testing ; Digital signal processing ; Electronics ; Exact sciences and technology ; Flow graphs ; Frequency ; Integrated circuits ; Laboratories ; Pipeline processing ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Signal design ; Signal processing algorithms ; Signal sampling ; Signal synthesis</subject><ispartof>IEEE transactions on computer-aided design of integrated circuits and systems, 1995-08, Vol.14 (8), p.945-960</ispartof><rights>1995 INIST-CNRS</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c310t-3ffc7bde0ce544e073ebc7a2bc2e3bebbe7e533bc31abe266b8c158e2232d8133</citedby><cites>FETCH-LOGICAL-c310t-3ffc7bde0ce544e073ebc7a2bc2e3bebbe7e533bc31abe266b8c158e2232d8133</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/402495$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/402495$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=3622514$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Verhaegh, W.F.J.</creatorcontrib><creatorcontrib>Lippens, P.E.R.</creatorcontrib><creatorcontrib>Aarts, E.H.L.</creatorcontrib><creatorcontrib>Korst, J.H.M.</creatorcontrib><creatorcontrib>van Meerbergen, J.L.</creatorcontrib><creatorcontrib>van der Werf, A.</creatorcontrib><title>Improved force-directed scheduling in high-throughput digital signal processing</title><title>IEEE transactions on computer-aided design of integrated circuits and systems</title><addtitle>TCAD</addtitle><description>This paper discusses improved force-directed scheduling and its application in the design of high-throughput DSP systems, such as real-time video VLSL circuits. We present a mathematical justification of the technique of force-directed scheduling, introduced by Paulin and Knight (1989), and we show how the algorithm can be used to find cost-effective time assignments and resource allocations, allowing trade-offs between processing units and memories. Furthermore, we present modifications that improve the effectiveness and the efficiency of the algorithm. The significance of the improvements is illustrated by an empirical performance analysis based on a number of problem instances.< ></description><subject>Applied sciences</subject><subject>Clocks</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Digital signal processing</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Flow graphs</subject><subject>Frequency</subject><subject>Integrated circuits</subject><subject>Laboratories</subject><subject>Pipeline processing</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Signal design</subject><subject>Signal processing algorithms</subject><subject>Signal sampling</subject><subject>Signal synthesis</subject><issn>0278-0070</issn><issn>1937-4151</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1995</creationdate><recordtype>article</recordtype><recordid>eNo9kDtPwzAUhS0EEqUwsDJlYGFwuX7VyYgqHpUqdYE5sp2bxChNIjtF4t9jlKrT0dX9zjccQu4ZrBiD4lmKlQQuC3VBFqwQmkqm2CVZANc5BdBwTW5i_AZgUvFiQfbbwxiGH6yyeggOaeUDuimd0bVYHTvfN5nvs9Y3LZ3aMBybdjxOWeUbP5kui77pUySFwxgTfEuuatNFvDvlkny9vX5uPuhu_77dvOyoEwwmKuraaVshOFRSImiB1mnDreMoLFqLGpUQNtHGIl-vbe6YypFzwaucCbEkT7PXhSHGgHU5Bn8w4bdkUP4vUUpRzksk9nFmRxOd6epgeufjuSDWnCsmE_YwYx4Rz9-T4w82rGd8</recordid><startdate>19950801</startdate><enddate>19950801</enddate><creator>Verhaegh, W.F.J.</creator><creator>Lippens, P.E.R.</creator><creator>Aarts, E.H.L.</creator><creator>Korst, J.H.M.</creator><creator>van Meerbergen, J.L.</creator><creator>van der Werf, A.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>19950801</creationdate><title>Improved force-directed scheduling in high-throughput digital signal processing</title><author>Verhaegh, W.F.J. ; Lippens, P.E.R. ; Aarts, E.H.L. ; Korst, J.H.M. ; van Meerbergen, J.L. ; van der Werf, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c310t-3ffc7bde0ce544e073ebc7a2bc2e3bebbe7e533bc31abe266b8c158e2232d8133</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Applied sciences</topic><topic>Clocks</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Digital signal processing</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Flow graphs</topic><topic>Frequency</topic><topic>Integrated circuits</topic><topic>Laboratories</topic><topic>Pipeline processing</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Signal design</topic><topic>Signal processing algorithms</topic><topic>Signal sampling</topic><topic>Signal synthesis</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Verhaegh, W.F.J.</creatorcontrib><creatorcontrib>Lippens, P.E.R.</creatorcontrib><creatorcontrib>Aarts, E.H.L.</creatorcontrib><creatorcontrib>Korst, J.H.M.</creatorcontrib><creatorcontrib>van Meerbergen, J.L.</creatorcontrib><creatorcontrib>van der Werf, A.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Verhaegh, W.F.J.</au><au>Lippens, P.E.R.</au><au>Aarts, E.H.L.</au><au>Korst, J.H.M.</au><au>van Meerbergen, J.L.</au><au>van der Werf, A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Improved force-directed scheduling in high-throughput digital signal processing</atitle><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle><stitle>TCAD</stitle><date>1995-08-01</date><risdate>1995</risdate><volume>14</volume><issue>8</issue><spage>945</spage><epage>960</epage><pages>945-960</pages><issn>0278-0070</issn><eissn>1937-4151</eissn><coden>ITCSDI</coden><abstract>This paper discusses improved force-directed scheduling and its application in the design of high-throughput DSP systems, such as real-time video VLSL circuits. We present a mathematical justification of the technique of force-directed scheduling, introduced by Paulin and Knight (1989), and we show how the algorithm can be used to find cost-effective time assignments and resource allocations, allowing trade-offs between processing units and memories. Furthermore, we present modifications that improve the effectiveness and the efficiency of the algorithm. The significance of the improvements is illustrated by an empirical performance analysis based on a number of problem instances.< ></abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/43.402495</doi><tpages>16</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0278-0070 |
| ispartof | IEEE transactions on computer-aided design of integrated circuits and systems, 1995-08, Vol.14 (8), p.945-960 |
| issn | 0278-0070 1937-4151 |
| language | eng |
| recordid | cdi_ieee_primary_402495 |
| source | IEEE Electronic Library (IEL) |
| subjects | Applied sciences Clocks Design. Technologies. Operation analysis. Testing Digital signal processing Electronics Exact sciences and technology Flow graphs Frequency Integrated circuits Laboratories Pipeline processing Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Signal design Signal processing algorithms Signal sampling Signal synthesis |
| title | Improved force-directed scheduling in high-throughput digital signal processing |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T07%3A53%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Improved%20force-directed%20scheduling%20in%20high-throughput%20digital%20signal%20processing&rft.jtitle=IEEE%20transactions%20on%20computer-aided%20design%20of%20integrated%20circuits%20and%20systems&rft.au=Verhaegh,%20W.F.J.&rft.date=1995-08-01&rft.volume=14&rft.issue=8&rft.spage=945&rft.epage=960&rft.pages=945-960&rft.issn=0278-0070&rft.eissn=1937-4151&rft.coden=ITCSDI&rft_id=info:doi/10.1109/43.402495&rft_dat=%3Cpascalfrancis_RIE%3E3622514%3C/pascalfrancis_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=402495&rfr_iscdi=true |