VHSIC technology insertion into the AP-102 avionics processor family
To meet the need for additional performance and memory, IBM has defined an approach to insert VHSIC (very high speed integrated circuit) technology into the AP-102, while avoiding any changes to the external operational interfaces and, at the same time, minimizing effects on the existing operational...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 188 |
|---|---|
| container_issue | |
| container_start_page | 183 |
| container_title | |
| container_volume | |
| creator | Stuart, K.C. |
| description | To meet the need for additional performance and memory, IBM has defined an approach to insert VHSIC (very high speed integrated circuit) technology into the AP-102, while avoiding any changes to the external operational interfaces and, at the same time, minimizing effects on the existing operational flight software. The objective of the AP-102 upgrade effort is twofold: (1) to develop a high-performance replacement for the AP-102 CPU (central processing unit) card and memory card(s) with options for various amounts of memory via directly populating components, and (2) to modify the AP-102 battery backup unit to provide a 30-day warning plus additional current capacity. The AP-102A represents a significant improvement in performance, memory capacity, reliability, power, weight, and reduced logistics support, and will allow weapons systems to effectively incorporate new functions and capabilities to improve mission success.< > |
| doi_str_mv | 10.1109/DASC.1992.282162 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_282162</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>282162</ieee_id><sourcerecordid>282162</sourcerecordid><originalsourceid>FETCH-LOGICAL-i89t-9b5e8e27e44c3072d1717a694c1aa49f308b9386191c0cf542c67db187a6df8b3</originalsourceid><addsrcrecordid>eNotT1FLwzAYDIigzr2LT_kDrd-XpE3yWDp1g4HChq8jTb-6SNeMpgj79xbmvdxxHMcdY08IOSLYl1W1q3O0VuTCCCzFDXsAbUCCEaDu2DKlH5ihCtQg79nqa73b1HwifxxiH78vPAyJxinEYVZT5NORePWZIQjufmc3-MTPY_SUUhx5506hvzyy2871iZb_vGD7t9d9vc62H--butpmwdgps01BhoQmpbwELVrUqF1plUfnlO3miY2VpkSLHnxXKOFL3TZo5lDbmUYu2PO1NhDR4TyGkxsvh-tN-QenaEcp</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>VHSIC technology insertion into the AP-102 avionics processor family</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Stuart, K.C.</creator><creatorcontrib>Stuart, K.C.</creatorcontrib><description>To meet the need for additional performance and memory, IBM has defined an approach to insert VHSIC (very high speed integrated circuit) technology into the AP-102, while avoiding any changes to the external operational interfaces and, at the same time, minimizing effects on the existing operational flight software. The objective of the AP-102 upgrade effort is twofold: (1) to develop a high-performance replacement for the AP-102 CPU (central processing unit) card and memory card(s) with options for various amounts of memory via directly populating components, and (2) to modify the AP-102 battery backup unit to provide a 30-day warning plus additional current capacity. The AP-102A represents a significant improvement in performance, memory capacity, reliability, power, weight, and reduced logistics support, and will allow weapons systems to effectively incorporate new functions and capabilities to improve mission success.< ></description><identifier>ISBN: 0780308204</identifier><identifier>ISBN: 9780780308206</identifier><identifier>DOI: 10.1109/DASC.1992.282162</identifier><language>eng</language><publisher>IEEE</publisher><subject>Aerospace electronics ; Batteries ; Contracts ; Costs ; Military aircraft ; MOS devices ; Processor scheduling ; Throughput ; Very high speed integrated circuits ; Weapons</subject><ispartof>[1992] Proceedings IEEE/AIAA 11th Digital Avionics Systems Conference, 1992, p.183-188</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/282162$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,4048,4049,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/282162$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Stuart, K.C.</creatorcontrib><title>VHSIC technology insertion into the AP-102 avionics processor family</title><title>[1992] Proceedings IEEE/AIAA 11th Digital Avionics Systems Conference</title><addtitle>DASC</addtitle><description>To meet the need for additional performance and memory, IBM has defined an approach to insert VHSIC (very high speed integrated circuit) technology into the AP-102, while avoiding any changes to the external operational interfaces and, at the same time, minimizing effects on the existing operational flight software. The objective of the AP-102 upgrade effort is twofold: (1) to develop a high-performance replacement for the AP-102 CPU (central processing unit) card and memory card(s) with options for various amounts of memory via directly populating components, and (2) to modify the AP-102 battery backup unit to provide a 30-day warning plus additional current capacity. The AP-102A represents a significant improvement in performance, memory capacity, reliability, power, weight, and reduced logistics support, and will allow weapons systems to effectively incorporate new functions and capabilities to improve mission success.< ></description><subject>Aerospace electronics</subject><subject>Batteries</subject><subject>Contracts</subject><subject>Costs</subject><subject>Military aircraft</subject><subject>MOS devices</subject><subject>Processor scheduling</subject><subject>Throughput</subject><subject>Very high speed integrated circuits</subject><subject>Weapons</subject><isbn>0780308204</isbn><isbn>9780780308206</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1992</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotT1FLwzAYDIigzr2LT_kDrd-XpE3yWDp1g4HChq8jTb-6SNeMpgj79xbmvdxxHMcdY08IOSLYl1W1q3O0VuTCCCzFDXsAbUCCEaDu2DKlH5ihCtQg79nqa73b1HwifxxiH78vPAyJxinEYVZT5NORePWZIQjufmc3-MTPY_SUUhx5506hvzyy2871iZb_vGD7t9d9vc62H--butpmwdgps01BhoQmpbwELVrUqF1plUfnlO3miY2VpkSLHnxXKOFL3TZo5lDbmUYu2PO1NhDR4TyGkxsvh-tN-QenaEcp</recordid><startdate>1992</startdate><enddate>1992</enddate><creator>Stuart, K.C.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1992</creationdate><title>VHSIC technology insertion into the AP-102 avionics processor family</title><author>Stuart, K.C.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i89t-9b5e8e27e44c3072d1717a694c1aa49f308b9386191c0cf542c67db187a6df8b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1992</creationdate><topic>Aerospace electronics</topic><topic>Batteries</topic><topic>Contracts</topic><topic>Costs</topic><topic>Military aircraft</topic><topic>MOS devices</topic><topic>Processor scheduling</topic><topic>Throughput</topic><topic>Very high speed integrated circuits</topic><topic>Weapons</topic><toplevel>online_resources</toplevel><creatorcontrib>Stuart, K.C.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Stuart, K.C.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>VHSIC technology insertion into the AP-102 avionics processor family</atitle><btitle>[1992] Proceedings IEEE/AIAA 11th Digital Avionics Systems Conference</btitle><stitle>DASC</stitle><date>1992</date><risdate>1992</risdate><spage>183</spage><epage>188</epage><pages>183-188</pages><isbn>0780308204</isbn><isbn>9780780308206</isbn><abstract>To meet the need for additional performance and memory, IBM has defined an approach to insert VHSIC (very high speed integrated circuit) technology into the AP-102, while avoiding any changes to the external operational interfaces and, at the same time, minimizing effects on the existing operational flight software. The objective of the AP-102 upgrade effort is twofold: (1) to develop a high-performance replacement for the AP-102 CPU (central processing unit) card and memory card(s) with options for various amounts of memory via directly populating components, and (2) to modify the AP-102 battery backup unit to provide a 30-day warning plus additional current capacity. The AP-102A represents a significant improvement in performance, memory capacity, reliability, power, weight, and reduced logistics support, and will allow weapons systems to effectively incorporate new functions and capabilities to improve mission success.< ></abstract><pub>IEEE</pub><doi>10.1109/DASC.1992.282162</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0780308204 |
| ispartof | [1992] Proceedings IEEE/AIAA 11th Digital Avionics Systems Conference, 1992, p.183-188 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_282162 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Aerospace electronics Batteries Contracts Costs Military aircraft MOS devices Processor scheduling Throughput Very high speed integrated circuits Weapons |
| title | VHSIC technology insertion into the AP-102 avionics processor family |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T13%3A10%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=VHSIC%20technology%20insertion%20into%20the%20AP-102%20avionics%20processor%20family&rft.btitle=%5B1992%5D%20Proceedings%20IEEE/AIAA%2011th%20Digital%20Avionics%20Systems%20Conference&rft.au=Stuart,%20K.C.&rft.date=1992&rft.spage=183&rft.epage=188&rft.pages=183-188&rft.isbn=0780308204&rft.isbn_list=9780780308206&rft_id=info:doi/10.1109/DASC.1992.282162&rft_dat=%3Cieee_6IE%3E282162%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=282162&rfr_iscdi=true |