A novel design for the construction and startup of an eight inch pilot line
An 8-in wafer line with 0.5- mu m CMOS process technology for DRAM and SRAM pilot production is discussed. The pilot line is expected to achieve: (1) speedy construction and startup with overall duration of 16 months; (2) a class-0.1 clean environment at 0.3- mu m particle testing level; (3) the fle...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 65 |
|---|---|
| container_issue | |
| container_start_page | 60 |
| container_title | |
| container_volume | |
| creator | Tseng, B.H.P. Cheng, C.-H. Chen, H.H. Lu, C.Y. Jensen, R. |
| description | An 8-in wafer line with 0.5- mu m CMOS process technology for DRAM and SRAM pilot production is discussed. The pilot line is expected to achieve: (1) speedy construction and startup with overall duration of 16 months; (2) a class-0.1 clean environment at 0.3- mu m particle testing level; (3) the flexibility to advance to 0.2- mu m process technology when needed; (4) the flexibility to enlarge the processing capacity to mass production level (if needed) without interrupting pilot line production. Principles of this design are outlined, difficulties encountered on implementation are discussed, solution approaches employed are illustrated, and preliminary startup results are presented.< > |
| doi_str_mv | 10.1109/ASMC.1992.253837 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_253837</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>253837</ieee_id><sourcerecordid>253837</sourcerecordid><originalsourceid>FETCH-LOGICAL-i89t-3c1c0157ccb74c0a294d29504d4e3faee4703bd7dc96b2e5826f0b44b2b7a68b3</originalsourceid><addsrcrecordid>eNotj0tLxDAURgMiqOPsxVX-wNSbV9MsS_GFIy6c_ZDH7TRS09JkBP-9A-O3OZzNgY-QOwYVY2Ae2s_3rmLG8Ior0Qh9QW5ANyBAS-BXZJ3zF5wmFdRKXJO3lqbpB0caMMdDov200DIg9VPKZTn6EqdEbQo0F7uU40yn_qQU42EoNCY_0DmOU6FjTHhLLns7Zlz_c0V2T4-77mWz_Xh-7drtJjambIRnHpjS3jstPVhuZOBGgQwSRW8RpQbhgg7e1I6janjdg5PScadt3TixIvfnbETE_bzEb7v87s9vxR-TfUrr</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A novel design for the construction and startup of an eight inch pilot line</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Tseng, B.H.P. ; Cheng, C.-H. ; Chen, H.H. ; Lu, C.Y. ; Jensen, R.</creator><creatorcontrib>Tseng, B.H.P. ; Cheng, C.-H. ; Chen, H.H. ; Lu, C.Y. ; Jensen, R.</creatorcontrib><description>An 8-in wafer line with 0.5- mu m CMOS process technology for DRAM and SRAM pilot production is discussed. The pilot line is expected to achieve: (1) speedy construction and startup with overall duration of 16 months; (2) a class-0.1 clean environment at 0.3- mu m particle testing level; (3) the flexibility to advance to 0.2- mu m process technology when needed; (4) the flexibility to enlarge the processing capacity to mass production level (if needed) without interrupting pilot line production. Principles of this design are outlined, difficulties encountered on implementation are discussed, solution approaches employed are illustrated, and preliminary startup results are presented.< ></description><identifier>ISBN: 0780307402</identifier><identifier>ISBN: 9780780307407</identifier><identifier>DOI: 10.1109/ASMC.1992.253837</identifier><language>eng</language><publisher>IEEE</publisher><subject>CMOS process ; CMOS technology ; Construction industry ; Consumer electronics ; Costs ; Isolation technology ; Manufacturing industries ; Random access memory ; Semiconductor device manufacture ; Space technology</subject><ispartof>IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop - ASMC '92 Proceedings, 1992, p.60-65</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/253837$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/253837$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Tseng, B.H.P.</creatorcontrib><creatorcontrib>Cheng, C.-H.</creatorcontrib><creatorcontrib>Chen, H.H.</creatorcontrib><creatorcontrib>Lu, C.Y.</creatorcontrib><creatorcontrib>Jensen, R.</creatorcontrib><title>A novel design for the construction and startup of an eight inch pilot line</title><title>IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop - ASMC '92 Proceedings</title><addtitle>ASMC</addtitle><description>An 8-in wafer line with 0.5- mu m CMOS process technology for DRAM and SRAM pilot production is discussed. The pilot line is expected to achieve: (1) speedy construction and startup with overall duration of 16 months; (2) a class-0.1 clean environment at 0.3- mu m particle testing level; (3) the flexibility to advance to 0.2- mu m process technology when needed; (4) the flexibility to enlarge the processing capacity to mass production level (if needed) without interrupting pilot line production. Principles of this design are outlined, difficulties encountered on implementation are discussed, solution approaches employed are illustrated, and preliminary startup results are presented.< ></description><subject>CMOS process</subject><subject>CMOS technology</subject><subject>Construction industry</subject><subject>Consumer electronics</subject><subject>Costs</subject><subject>Isolation technology</subject><subject>Manufacturing industries</subject><subject>Random access memory</subject><subject>Semiconductor device manufacture</subject><subject>Space technology</subject><isbn>0780307402</isbn><isbn>9780780307407</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1992</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLxDAURgMiqOPsxVX-wNSbV9MsS_GFIy6c_ZDH7TRS09JkBP-9A-O3OZzNgY-QOwYVY2Ae2s_3rmLG8Ior0Qh9QW5ANyBAS-BXZJ3zF5wmFdRKXJO3lqbpB0caMMdDov200DIg9VPKZTn6EqdEbQo0F7uU40yn_qQU42EoNCY_0DmOU6FjTHhLLns7Zlz_c0V2T4-77mWz_Xh-7drtJjambIRnHpjS3jstPVhuZOBGgQwSRW8RpQbhgg7e1I6janjdg5PScadt3TixIvfnbETE_bzEb7v87s9vxR-TfUrr</recordid><startdate>1992</startdate><enddate>1992</enddate><creator>Tseng, B.H.P.</creator><creator>Cheng, C.-H.</creator><creator>Chen, H.H.</creator><creator>Lu, C.Y.</creator><creator>Jensen, R.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1992</creationdate><title>A novel design for the construction and startup of an eight inch pilot line</title><author>Tseng, B.H.P. ; Cheng, C.-H. ; Chen, H.H. ; Lu, C.Y. ; Jensen, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i89t-3c1c0157ccb74c0a294d29504d4e3faee4703bd7dc96b2e5826f0b44b2b7a68b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1992</creationdate><topic>CMOS process</topic><topic>CMOS technology</topic><topic>Construction industry</topic><topic>Consumer electronics</topic><topic>Costs</topic><topic>Isolation technology</topic><topic>Manufacturing industries</topic><topic>Random access memory</topic><topic>Semiconductor device manufacture</topic><topic>Space technology</topic><toplevel>online_resources</toplevel><creatorcontrib>Tseng, B.H.P.</creatorcontrib><creatorcontrib>Cheng, C.-H.</creatorcontrib><creatorcontrib>Chen, H.H.</creatorcontrib><creatorcontrib>Lu, C.Y.</creatorcontrib><creatorcontrib>Jensen, R.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tseng, B.H.P.</au><au>Cheng, C.-H.</au><au>Chen, H.H.</au><au>Lu, C.Y.</au><au>Jensen, R.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A novel design for the construction and startup of an eight inch pilot line</atitle><btitle>IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop - ASMC '92 Proceedings</btitle><stitle>ASMC</stitle><date>1992</date><risdate>1992</risdate><spage>60</spage><epage>65</epage><pages>60-65</pages><isbn>0780307402</isbn><isbn>9780780307407</isbn><abstract>An 8-in wafer line with 0.5- mu m CMOS process technology for DRAM and SRAM pilot production is discussed. The pilot line is expected to achieve: (1) speedy construction and startup with overall duration of 16 months; (2) a class-0.1 clean environment at 0.3- mu m particle testing level; (3) the flexibility to advance to 0.2- mu m process technology when needed; (4) the flexibility to enlarge the processing capacity to mass production level (if needed) without interrupting pilot line production. Principles of this design are outlined, difficulties encountered on implementation are discussed, solution approaches employed are illustrated, and preliminary startup results are presented.< ></abstract><pub>IEEE</pub><doi>10.1109/ASMC.1992.253837</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0780307402 |
| ispartof | IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop - ASMC '92 Proceedings, 1992, p.60-65 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_253837 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | CMOS process CMOS technology Construction industry Consumer electronics Costs Isolation technology Manufacturing industries Random access memory Semiconductor device manufacture Space technology |
| title | A novel design for the construction and startup of an eight inch pilot line |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T19%3A52%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20novel%20design%20for%20the%20construction%20and%20startup%20of%20an%20eight%20inch%20pilot%20line&rft.btitle=IEEE/SEMI%20Advanced%20Semiconductor%20Manufacturing%20Conference%20and%20Workshop%20-%20ASMC%20'92%20Proceedings&rft.au=Tseng,%20B.H.P.&rft.date=1992&rft.spage=60&rft.epage=65&rft.pages=60-65&rft.isbn=0780307402&rft.isbn_list=9780780307407&rft_id=info:doi/10.1109/ASMC.1992.253837&rft_dat=%3Cieee_6IE%3E253837%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=253837&rfr_iscdi=true |