Selection of instruction set extensions for an FPGA embedded processor core
A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional instructions from the full 32-bit PowerPC instructi...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | 8 pp. |
| container_title | |
| container_volume | |
| creator | Veale, B.F. Antonio, J.K. Tull, M.P. Jones, S.A. |
| description | A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional instructions from the full 32-bit PowerPC instruction set architecture (ISA), of which the PowerPC 405 ISA is a subset. The selected instructions are supported in hardware using the reconfigurable resources of the FPGA. The proposed design process gathers execution statistics for a target application through profiling or simulation. These statistics are then used to estimate the speedup that would be achieved if selected instructions from the full PowerPC ISA are added to the ISA of the PowerPC 405 processor. An experimental study of two embedded benchmarks show significant speedup when this approach is used to extend the PowerPC 405 processor to support various floating-point operations through the use of floating-point cores developed by QinetiQ. |
| doi_str_mv | 10.1109/IPDPS.2006.1639455 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1639455</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1639455</ieee_id><sourcerecordid>1639455</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1345-6eeba5fb45d38f487c7a289e015b5153a20adb25dc4cc08f07c5c7f2a59cdef33</originalsourceid><addsrcrecordid>eNotj91Kw0AUhBe0YK19Ab3ZF0g8-3OS7GWp9gcLBlqvy2b3LETapOxG0Lc30M7N8DEwzDD2LCAXAszrtn6r97kEKHJRKKMR79ij0FJrANTFPZsKVJBJKPGBzVP6hlHKoDFqyj72dCI3tH3H-8DbLg3x54qJBk6_A3VppMRDH7nt-KpeLzidG_KePL_E3lFKY-T6SE9sEuwp0fzmM_a1ej8sN9nuc71dLnZZK5TGrCBqLIZGo1dV0FXpSisrQyCwwXGqlWB9I9E77RxUAUqHrgzSonGeglIz9nLtbYnoeInt2ca_4-27-gcYyE5s</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Selection of instruction set extensions for an FPGA embedded processor core</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Veale, B.F. ; Antonio, J.K. ; Tull, M.P. ; Jones, S.A.</creator><creatorcontrib>Veale, B.F. ; Antonio, J.K. ; Tull, M.P. ; Jones, S.A.</creatorcontrib><description>A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional instructions from the full 32-bit PowerPC instruction set architecture (ISA), of which the PowerPC 405 ISA is a subset. The selected instructions are supported in hardware using the reconfigurable resources of the FPGA. The proposed design process gathers execution statistics for a target application through profiling or simulation. These statistics are then used to estimate the speedup that would be achieved if selected instructions from the full PowerPC ISA are added to the ISA of the PowerPC 405 processor. An experimental study of two embedded benchmarks show significant speedup when this approach is used to extend the PowerPC 405 processor to support various floating-point operations through the use of floating-point cores developed by QinetiQ.</description><identifier>ISSN: 1530-2075</identifier><identifier>ISBN: 1424400546</identifier><identifier>ISBN: 9781424400546</identifier><identifier>DOI: 10.1109/IPDPS.2006.1639455</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analytical models ; Application specific processors ; Computer science ; Design engineering ; Design optimization ; Field programmable gate arrays ; Hardware ; Instruction sets ; Process design ; Statistics</subject><ispartof>Proceedings 20th IEEE International Parallel & Distributed Processing Symposium, 2006, p.8 pp.</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1639455$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1639455$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Veale, B.F.</creatorcontrib><creatorcontrib>Antonio, J.K.</creatorcontrib><creatorcontrib>Tull, M.P.</creatorcontrib><creatorcontrib>Jones, S.A.</creatorcontrib><title>Selection of instruction set extensions for an FPGA embedded processor core</title><title>Proceedings 20th IEEE International Parallel & Distributed Processing Symposium</title><addtitle>IPDPS</addtitle><description>A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional instructions from the full 32-bit PowerPC instruction set architecture (ISA), of which the PowerPC 405 ISA is a subset. The selected instructions are supported in hardware using the reconfigurable resources of the FPGA. The proposed design process gathers execution statistics for a target application through profiling or simulation. These statistics are then used to estimate the speedup that would be achieved if selected instructions from the full PowerPC ISA are added to the ISA of the PowerPC 405 processor. An experimental study of two embedded benchmarks show significant speedup when this approach is used to extend the PowerPC 405 processor to support various floating-point operations through the use of floating-point cores developed by QinetiQ.</description><subject>Analytical models</subject><subject>Application specific processors</subject><subject>Computer science</subject><subject>Design engineering</subject><subject>Design optimization</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Instruction sets</subject><subject>Process design</subject><subject>Statistics</subject><issn>1530-2075</issn><isbn>1424400546</isbn><isbn>9781424400546</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj91Kw0AUhBe0YK19Ab3ZF0g8-3OS7GWp9gcLBlqvy2b3LETapOxG0Lc30M7N8DEwzDD2LCAXAszrtn6r97kEKHJRKKMR79ij0FJrANTFPZsKVJBJKPGBzVP6hlHKoDFqyj72dCI3tH3H-8DbLg3x54qJBk6_A3VppMRDH7nt-KpeLzidG_KePL_E3lFKY-T6SE9sEuwp0fzmM_a1ej8sN9nuc71dLnZZK5TGrCBqLIZGo1dV0FXpSisrQyCwwXGqlWB9I9E77RxUAUqHrgzSonGeglIz9nLtbYnoeInt2ca_4-27-gcYyE5s</recordid><startdate>2006</startdate><enddate>2006</enddate><creator>Veale, B.F.</creator><creator>Antonio, J.K.</creator><creator>Tull, M.P.</creator><creator>Jones, S.A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2006</creationdate><title>Selection of instruction set extensions for an FPGA embedded processor core</title><author>Veale, B.F. ; Antonio, J.K. ; Tull, M.P. ; Jones, S.A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1345-6eeba5fb45d38f487c7a289e015b5153a20adb25dc4cc08f07c5c7f2a59cdef33</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Analytical models</topic><topic>Application specific processors</topic><topic>Computer science</topic><topic>Design engineering</topic><topic>Design optimization</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Instruction sets</topic><topic>Process design</topic><topic>Statistics</topic><toplevel>online_resources</toplevel><creatorcontrib>Veale, B.F.</creatorcontrib><creatorcontrib>Antonio, J.K.</creatorcontrib><creatorcontrib>Tull, M.P.</creatorcontrib><creatorcontrib>Jones, S.A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Veale, B.F.</au><au>Antonio, J.K.</au><au>Tull, M.P.</au><au>Jones, S.A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Selection of instruction set extensions for an FPGA embedded processor core</atitle><btitle>Proceedings 20th IEEE International Parallel & Distributed Processing Symposium</btitle><stitle>IPDPS</stitle><date>2006</date><risdate>2006</risdate><spage>8 pp.</spage><pages>8 pp.-</pages><issn>1530-2075</issn><isbn>1424400546</isbn><isbn>9781424400546</isbn><abstract>A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional instructions from the full 32-bit PowerPC instruction set architecture (ISA), of which the PowerPC 405 ISA is a subset. The selected instructions are supported in hardware using the reconfigurable resources of the FPGA. The proposed design process gathers execution statistics for a target application through profiling or simulation. These statistics are then used to estimate the speedup that would be achieved if selected instructions from the full PowerPC ISA are added to the ISA of the PowerPC 405 processor. An experimental study of two embedded benchmarks show significant speedup when this approach is used to extend the PowerPC 405 processor to support various floating-point operations through the use of floating-point cores developed by QinetiQ.</abstract><pub>IEEE</pub><doi>10.1109/IPDPS.2006.1639455</doi><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1530-2075 |
| ispartof | Proceedings 20th IEEE International Parallel & Distributed Processing Symposium, 2006, p.8 pp. |
| issn | 1530-2075 |
| language | eng |
| recordid | cdi_ieee_primary_1639455 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Analytical models Application specific processors Computer science Design engineering Design optimization Field programmable gate arrays Hardware Instruction sets Process design Statistics |
| title | Selection of instruction set extensions for an FPGA embedded processor core |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T17%3A58%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Selection%20of%20instruction%20set%20extensions%20for%20an%20FPGA%20embedded%20processor%20core&rft.btitle=Proceedings%2020th%20IEEE%20International%20Parallel%20&%20Distributed%20Processing%20Symposium&rft.au=Veale,%20B.F.&rft.date=2006&rft.spage=8%20pp.&rft.pages=8%20pp.-&rft.issn=1530-2075&rft.isbn=1424400546&rft.isbn_list=9781424400546&rft_id=info:doi/10.1109/IPDPS.2006.1639455&rft_dat=%3Cieee_6IE%3E1639455%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1639455&rfr_iscdi=true |