Interactive Schedulability Analysis

A typical design process for real-time embedded systems involves choosing the values of certain system parameters and performing a schedulability analysis to determine whether all deadline constraints can be satisfied. If such an analysis returns a negative answer, then some of the parameters are mo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Bordoloi, U.D., Chakraborty, S.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 156
container_issue
container_start_page 147
container_title
container_volume
creator Bordoloi, U.D.
Chakraborty, S.
description A typical design process for real-time embedded systems involves choosing the values of certain system parameters and performing a schedulability analysis to determine whether all deadline constraints can be satisfied. If such an analysis returns a negative answer, then some of the parameters are modified and the analysis is invoked once again. This iteration is repeated till a schedulable design is obtained. However, the schedulability analysis problem for most task models is intractable (usually co-NP hard) and hence such an iterative design process is often very expensive. To get around this problem, we introduce the concept of "interactive" schedulability analysis. It is based on the observation that if only a small number of system parameters are changed, then it is not necessary to rerun the full schedulability analysis algorithm, thereby making the iterative design process considerably faster. We refer to this analysis as being "interactive" because it is supposed to be run in an interactive mode. This concept is fairly general and can be applied to a wide variety of task models. In this paper we have chosen the recurring real-time task model because it can be used to represent realistic applications from the embedded systems domain (containing conditional branches and fine-grained deadline constraints). Our experimental results show that using our scheme can lead to more than 20× speedup for each invocation of the schedulability analysis algorithm, compared to the case where the full algorithm is run.
doi_str_mv 10.1109/RTAS.2006.22
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1613331</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1613331</ieee_id><sourcerecordid>1613331</sourcerecordid><originalsourceid>FETCH-LOGICAL-i283t-d18263b118eec802b8c03ab46d10e9b22a9aeada30862865c8f3d2d696becf483</originalsourceid><addsrcrecordid>eNotzMtLw0AQgPHFBxhrb968FDwn7szsTnePofgoFARbz2UfE1yJRZoo5L9X0O_yu31KXYNuALS_e9m12wa15gbxRFXIBuslGT5Vl3rJ3qIFNmeqAmtsTQbhQs2H4V3_ZqxxHit1uz6McgxpLN-y2KY3yV99iKUv47RoD6GfhjJcqfMu9IPM_52p14f73eqp3jw_rlftpi7oaKwzOGSKAE4kOY3RJU0hGs6gxUfE4IOEHEg7Rsc2uY4yZvYcJXXG0Uzd_H2LiOw_j-UjHKc9MBAR0A-0D0Aq</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Interactive Schedulability Analysis</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bordoloi, U.D. ; Chakraborty, S.</creator><creatorcontrib>Bordoloi, U.D. ; Chakraborty, S.</creatorcontrib><description>A typical design process for real-time embedded systems involves choosing the values of certain system parameters and performing a schedulability analysis to determine whether all deadline constraints can be satisfied. If such an analysis returns a negative answer, then some of the parameters are modified and the analysis is invoked once again. This iteration is repeated till a schedulable design is obtained. However, the schedulability analysis problem for most task models is intractable (usually co-NP hard) and hence such an iterative design process is often very expensive. To get around this problem, we introduce the concept of "interactive" schedulability analysis. It is based on the observation that if only a small number of system parameters are changed, then it is not necessary to rerun the full schedulability analysis algorithm, thereby making the iterative design process considerably faster. We refer to this analysis as being "interactive" because it is supposed to be run in an interactive mode. This concept is fairly general and can be applied to a wide variety of task models. In this paper we have chosen the recurring real-time task model because it can be used to represent realistic applications from the embedded systems domain (containing conditional branches and fine-grained deadline constraints). Our experimental results show that using our scheme can lead to more than 20× speedup for each invocation of the schedulability analysis algorithm, compared to the case where the full algorithm is run.</description><identifier>ISSN: 1545-3421</identifier><identifier>ISBN: 0769525164</identifier><identifier>ISBN: 9780769525167</identifier><identifier>EISSN: 2642-7346</identifier><identifier>DOI: 10.1109/RTAS.2006.22</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Computer science ; Data structures ; Embedded system ; Iterative algorithms ; Performance analysis ; Process design ; Processor scheduling ; Real time systems ; Scheduling algorithm</subject><ispartof>12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06), 2006, p.147-156</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1613331$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,781,785,790,791,2059,4051,4052,27927,54922</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1613331$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bordoloi, U.D.</creatorcontrib><creatorcontrib>Chakraborty, S.</creatorcontrib><title>Interactive Schedulability Analysis</title><title>12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06)</title><addtitle>RTTAS</addtitle><description>A typical design process for real-time embedded systems involves choosing the values of certain system parameters and performing a schedulability analysis to determine whether all deadline constraints can be satisfied. If such an analysis returns a negative answer, then some of the parameters are modified and the analysis is invoked once again. This iteration is repeated till a schedulable design is obtained. However, the schedulability analysis problem for most task models is intractable (usually co-NP hard) and hence such an iterative design process is often very expensive. To get around this problem, we introduce the concept of "interactive" schedulability analysis. It is based on the observation that if only a small number of system parameters are changed, then it is not necessary to rerun the full schedulability analysis algorithm, thereby making the iterative design process considerably faster. We refer to this analysis as being "interactive" because it is supposed to be run in an interactive mode. This concept is fairly general and can be applied to a wide variety of task models. In this paper we have chosen the recurring real-time task model because it can be used to represent realistic applications from the embedded systems domain (containing conditional branches and fine-grained deadline constraints). Our experimental results show that using our scheme can lead to more than 20× speedup for each invocation of the schedulability analysis algorithm, compared to the case where the full algorithm is run.</description><subject>Algorithm design and analysis</subject><subject>Computer science</subject><subject>Data structures</subject><subject>Embedded system</subject><subject>Iterative algorithms</subject><subject>Performance analysis</subject><subject>Process design</subject><subject>Processor scheduling</subject><subject>Real time systems</subject><subject>Scheduling algorithm</subject><issn>1545-3421</issn><issn>2642-7346</issn><isbn>0769525164</isbn><isbn>9780769525167</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotzMtLw0AQgPHFBxhrb968FDwn7szsTnePofgoFARbz2UfE1yJRZoo5L9X0O_yu31KXYNuALS_e9m12wa15gbxRFXIBuslGT5Vl3rJ3qIFNmeqAmtsTQbhQs2H4V3_ZqxxHit1uz6McgxpLN-y2KY3yV99iKUv47RoD6GfhjJcqfMu9IPM_52p14f73eqp3jw_rlftpi7oaKwzOGSKAE4kOY3RJU0hGs6gxUfE4IOEHEg7Rsc2uY4yZvYcJXXG0Uzd_H2LiOw_j-UjHKc9MBAR0A-0D0Aq</recordid><startdate>2006</startdate><enddate>2006</enddate><creator>Bordoloi, U.D.</creator><creator>Chakraborty, S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2006</creationdate><title>Interactive Schedulability Analysis</title><author>Bordoloi, U.D. ; Chakraborty, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i283t-d18263b118eec802b8c03ab46d10e9b22a9aeada30862865c8f3d2d696becf483</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Algorithm design and analysis</topic><topic>Computer science</topic><topic>Data structures</topic><topic>Embedded system</topic><topic>Iterative algorithms</topic><topic>Performance analysis</topic><topic>Process design</topic><topic>Processor scheduling</topic><topic>Real time systems</topic><topic>Scheduling algorithm</topic><toplevel>online_resources</toplevel><creatorcontrib>Bordoloi, U.D.</creatorcontrib><creatorcontrib>Chakraborty, S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bordoloi, U.D.</au><au>Chakraborty, S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Interactive Schedulability Analysis</atitle><btitle>12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06)</btitle><stitle>RTTAS</stitle><date>2006</date><risdate>2006</risdate><spage>147</spage><epage>156</epage><pages>147-156</pages><issn>1545-3421</issn><eissn>2642-7346</eissn><isbn>0769525164</isbn><isbn>9780769525167</isbn><abstract>A typical design process for real-time embedded systems involves choosing the values of certain system parameters and performing a schedulability analysis to determine whether all deadline constraints can be satisfied. If such an analysis returns a negative answer, then some of the parameters are modified and the analysis is invoked once again. This iteration is repeated till a schedulable design is obtained. However, the schedulability analysis problem for most task models is intractable (usually co-NP hard) and hence such an iterative design process is often very expensive. To get around this problem, we introduce the concept of "interactive" schedulability analysis. It is based on the observation that if only a small number of system parameters are changed, then it is not necessary to rerun the full schedulability analysis algorithm, thereby making the iterative design process considerably faster. We refer to this analysis as being "interactive" because it is supposed to be run in an interactive mode. This concept is fairly general and can be applied to a wide variety of task models. In this paper we have chosen the recurring real-time task model because it can be used to represent realistic applications from the embedded systems domain (containing conditional branches and fine-grained deadline constraints). Our experimental results show that using our scheme can lead to more than 20× speedup for each invocation of the schedulability analysis algorithm, compared to the case where the full algorithm is run.</abstract><pub>IEEE</pub><doi>10.1109/RTAS.2006.22</doi><tpages>10</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1545-3421
ispartof 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06), 2006, p.147-156
issn 1545-3421
2642-7346
language eng
recordid cdi_ieee_primary_1613331
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Algorithm design and analysis
Computer science
Data structures
Embedded system
Iterative algorithms
Performance analysis
Process design
Processor scheduling
Real time systems
Scheduling algorithm
title Interactive Schedulability Analysis
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T01%3A56%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Interactive%20Schedulability%20Analysis&rft.btitle=12th%20IEEE%20Real-Time%20and%20Embedded%20Technology%20and%20Applications%20Symposium%20(RTAS'06)&rft.au=Bordoloi,%20U.D.&rft.date=2006&rft.spage=147&rft.epage=156&rft.pages=147-156&rft.issn=1545-3421&rft.eissn=2642-7346&rft.isbn=0769525164&rft.isbn_list=9780769525167&rft_id=info:doi/10.1109/RTAS.2006.22&rft_dat=%3Cieee_6IE%3E1613331%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1613331&rfr_iscdi=true