A Reconfigurable Architecture for Wireless Communication Systems
New wireless communication standards are introduced even before the previous standards are fully utilized. The increasing number of wireless communication standards creates new demands for their platform architectures. In addition to high data rate, low cost and low power consumption requirements fo...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 255 |
|---|---|
| container_issue | |
| container_start_page | 250 |
| container_title | |
| container_volume | |
| creator | Parizi, H. Niktash, A. Kamalizad, A. Bagherzadeh, N. |
| description | New wireless communication standards are introduced even before the previous standards are fully utilized. The increasing number of wireless communication standards creates new demands for their platform architectures. In addition to high data rate, low cost and low power consumption requirements for these systems, they need to be flexible enough to support multiple standards in a multimode radio system. In this paper, we introduce a new version of MorphoSys, a reconfigurable architecture which is designed for wireless communication systems. Experimental results show that for the wireless systems it provides a performance close to ASICs while is flexible enough to support changes in the current standards |
| doi_str_mv | 10.1109/ITNG.2006.16 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1611602</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1611602</ieee_id><sourcerecordid>1611602</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-80fe85fdae7b41c0474e42ce98513c506a3b882bd9bf41d60ad46146e49f1fcf3</originalsourceid><addsrcrecordid>eNotzM1KxDAUQOGACOo4O3du8gKt97a3abOzFJ0ZGBR0xOWQpjca6Y8k7WLeXkHP5tsdIW4QUkTQd7vD0ybNAFSK6kxcQal0kZEu6UKsY_yC33JNWuGluK_lC9tpdP5jCabtWdbBfvqZ7bwElm4K8t0H7jlG2UzDsIzemtlPo3w9xZmHeC3Onekjr_9dibfHh0OzTfbPm11T7xOPZTEnFTiuCtcZLltCC1QSU2ZZVwXmtgBl8raqsrbTrSPsFJiOFJJi0g6ddflK3P59PTMfv4MfTDgdUSEqyPIfNYZHYg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A Reconfigurable Architecture for Wireless Communication Systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Parizi, H. ; Niktash, A. ; Kamalizad, A. ; Bagherzadeh, N.</creator><creatorcontrib>Parizi, H. ; Niktash, A. ; Kamalizad, A. ; Bagherzadeh, N.</creatorcontrib><description>New wireless communication standards are introduced even before the previous standards are fully utilized. The increasing number of wireless communication standards creates new demands for their platform architectures. In addition to high data rate, low cost and low power consumption requirements for these systems, they need to be flexible enough to support multiple standards in a multimode radio system. In this paper, we introduce a new version of MorphoSys, a reconfigurable architecture which is designed for wireless communication systems. Experimental results show that for the wireless systems it provides a performance close to ASICs while is flexible enough to support changes in the current standards</description><identifier>ISBN: 0769524974</identifier><identifier>ISBN: 9780769524979</identifier><identifier>DOI: 10.1109/ITNG.2006.16</identifier><language>eng</language><publisher>IEEE</publisher><subject>Clocks ; Communication standards ; Computer architecture ; Costs ; Decoding ; Digital signal processing ; Digital signal processing chips ; Energy consumption ; Reconfigurable architectures ; Wireless communication</subject><ispartof>Third International Conference on Information Technology: New Generations (ITNG'06), 2006, p.250-255</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1611602$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,4047,4048,27923,54918</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1611602$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Parizi, H.</creatorcontrib><creatorcontrib>Niktash, A.</creatorcontrib><creatorcontrib>Kamalizad, A.</creatorcontrib><creatorcontrib>Bagherzadeh, N.</creatorcontrib><title>A Reconfigurable Architecture for Wireless Communication Systems</title><title>Third International Conference on Information Technology: New Generations (ITNG'06)</title><addtitle>ITNG</addtitle><description>New wireless communication standards are introduced even before the previous standards are fully utilized. The increasing number of wireless communication standards creates new demands for their platform architectures. In addition to high data rate, low cost and low power consumption requirements for these systems, they need to be flexible enough to support multiple standards in a multimode radio system. In this paper, we introduce a new version of MorphoSys, a reconfigurable architecture which is designed for wireless communication systems. Experimental results show that for the wireless systems it provides a performance close to ASICs while is flexible enough to support changes in the current standards</description><subject>Clocks</subject><subject>Communication standards</subject><subject>Computer architecture</subject><subject>Costs</subject><subject>Decoding</subject><subject>Digital signal processing</subject><subject>Digital signal processing chips</subject><subject>Energy consumption</subject><subject>Reconfigurable architectures</subject><subject>Wireless communication</subject><isbn>0769524974</isbn><isbn>9780769524979</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotzM1KxDAUQOGACOo4O3du8gKt97a3abOzFJ0ZGBR0xOWQpjca6Y8k7WLeXkHP5tsdIW4QUkTQd7vD0ybNAFSK6kxcQal0kZEu6UKsY_yC33JNWuGluK_lC9tpdP5jCabtWdbBfvqZ7bwElm4K8t0H7jlG2UzDsIzemtlPo3w9xZmHeC3Onekjr_9dibfHh0OzTfbPm11T7xOPZTEnFTiuCtcZLltCC1QSU2ZZVwXmtgBl8raqsrbTrSPsFJiOFJJi0g6ddflK3P59PTMfv4MfTDgdUSEqyPIfNYZHYg</recordid><startdate>2006</startdate><enddate>2006</enddate><creator>Parizi, H.</creator><creator>Niktash, A.</creator><creator>Kamalizad, A.</creator><creator>Bagherzadeh, N.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2006</creationdate><title>A Reconfigurable Architecture for Wireless Communication Systems</title><author>Parizi, H. ; Niktash, A. ; Kamalizad, A. ; Bagherzadeh, N.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-80fe85fdae7b41c0474e42ce98513c506a3b882bd9bf41d60ad46146e49f1fcf3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Clocks</topic><topic>Communication standards</topic><topic>Computer architecture</topic><topic>Costs</topic><topic>Decoding</topic><topic>Digital signal processing</topic><topic>Digital signal processing chips</topic><topic>Energy consumption</topic><topic>Reconfigurable architectures</topic><topic>Wireless communication</topic><toplevel>online_resources</toplevel><creatorcontrib>Parizi, H.</creatorcontrib><creatorcontrib>Niktash, A.</creatorcontrib><creatorcontrib>Kamalizad, A.</creatorcontrib><creatorcontrib>Bagherzadeh, N.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Parizi, H.</au><au>Niktash, A.</au><au>Kamalizad, A.</au><au>Bagherzadeh, N.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A Reconfigurable Architecture for Wireless Communication Systems</atitle><btitle>Third International Conference on Information Technology: New Generations (ITNG'06)</btitle><stitle>ITNG</stitle><date>2006</date><risdate>2006</risdate><spage>250</spage><epage>255</epage><pages>250-255</pages><isbn>0769524974</isbn><isbn>9780769524979</isbn><abstract>New wireless communication standards are introduced even before the previous standards are fully utilized. The increasing number of wireless communication standards creates new demands for their platform architectures. In addition to high data rate, low cost and low power consumption requirements for these systems, they need to be flexible enough to support multiple standards in a multimode radio system. In this paper, we introduce a new version of MorphoSys, a reconfigurable architecture which is designed for wireless communication systems. Experimental results show that for the wireless systems it provides a performance close to ASICs while is flexible enough to support changes in the current standards</abstract><pub>IEEE</pub><doi>10.1109/ITNG.2006.16</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0769524974 |
| ispartof | Third International Conference on Information Technology: New Generations (ITNG'06), 2006, p.250-255 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_1611602 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Clocks Communication standards Computer architecture Costs Decoding Digital signal processing Digital signal processing chips Energy consumption Reconfigurable architectures Wireless communication |
| title | A Reconfigurable Architecture for Wireless Communication Systems |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T12%3A05%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20Reconfigurable%20Architecture%20for%20Wireless%20Communication%20Systems&rft.btitle=Third%20International%20Conference%20on%20Information%20Technology:%20New%20Generations%20(ITNG'06)&rft.au=Parizi,%20H.&rft.date=2006&rft.spage=250&rft.epage=255&rft.pages=250-255&rft.isbn=0769524974&rft.isbn_list=9780769524979&rft_id=info:doi/10.1109/ITNG.2006.16&rft_dat=%3Cieee_6IE%3E1611602%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1611602&rfr_iscdi=true |