A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression
A 0.5-V sigma-delta modulator implemented in a 0.15-mum FD-SOI process with low V TH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurem...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | 2 pp. |
| container_title | |
| container_volume | |
| creator | Ishida, K. Tamtrakarn, A. Sakurai, T. |
| description | A 0.5-V sigma-delta modulator implemented in a 0.15-mum FD-SOI process with low V TH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing nonlinear leakage effects while the conventional circuit can achieve 4-bit resolution |
| doi_str_mv | 10.1109/ASPDAC.2006.1594655 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1594655</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1594655</ieee_id><sourcerecordid>1594655</sourcerecordid><originalsourceid>FETCH-LOGICAL-i105t-197d1a0cbc0eacda9a1765650cb09b2b63abb3f95c87c2e9582c0fa1543f25ae3</originalsourceid><addsrcrecordid>eNo9kM1qwzAQhEV_oCHNE-SiF5C7krJydDTpTwqBFpqW3sJalm21dhwsh9K3r0tDh4GBb5Y9DGNzCYmUYG-yl-fbbJUoAJNItAuDeMYmSqIWxqbv52xm0yWM1naBUl_8d0ZesVmMHzAKQaUSJsxlHBIUbzyGqiVR-GYg3nbFsaGh6_kxhn3FaU9NV_GtiF9hcDWPrvat5-V4MNSex2M-1L2PddcUvPH0SdUvPBxGFkO3v2aXJTXRz045Za_3d9vVWmyeHh5X2UYECTgIadNCErjcgSdXkCWZGjQ4ErC5yo2mPNelRbdMnfIWl8pBSRIXulRIXk_Z_O9v8N7vDn1oqf_enSbSP-sjWaI</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ishida, K. ; Tamtrakarn, A. ; Sakurai, T.</creator><creatorcontrib>Ishida, K. ; Tamtrakarn, A. ; Sakurai, T.</creatorcontrib><description>A 0.5-V sigma-delta modulator implemented in a 0.15-mum FD-SOI process with low V TH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing nonlinear leakage effects while the conventional circuit can achieve 4-bit resolution</description><identifier>ISSN: 2153-6961</identifier><identifier>ISBN: 9780780394513</identifier><identifier>ISBN: 0780394518</identifier><identifier>EISSN: 2153-697X</identifier><identifier>DOI: 10.1109/ASPDAC.2006.1594655</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analog circuits ; Circuit synthesis ; Delta-sigma modulation ; Digital circuits ; Logic ; Semiconductor device measurement ; Subthreshold current ; Threshold voltage ; Variable structure systems ; Very large scale integration</subject><ispartof>Asia and South Pacific Conference on Design Automation, 2006, 2006, p.2 pp.</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1594655$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1594655$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ishida, K.</creatorcontrib><creatorcontrib>Tamtrakarn, A.</creatorcontrib><creatorcontrib>Sakurai, T.</creatorcontrib><title>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</title><title>Asia and South Pacific Conference on Design Automation, 2006</title><addtitle>ASPDAC</addtitle><description>A 0.5-V sigma-delta modulator implemented in a 0.15-mum FD-SOI process with low V TH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing nonlinear leakage effects while the conventional circuit can achieve 4-bit resolution</description><subject>Analog circuits</subject><subject>Circuit synthesis</subject><subject>Delta-sigma modulation</subject><subject>Digital circuits</subject><subject>Logic</subject><subject>Semiconductor device measurement</subject><subject>Subthreshold current</subject><subject>Threshold voltage</subject><subject>Variable structure systems</subject><subject>Very large scale integration</subject><issn>2153-6961</issn><issn>2153-697X</issn><isbn>9780780394513</isbn><isbn>0780394518</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kM1qwzAQhEV_oCHNE-SiF5C7krJydDTpTwqBFpqW3sJalm21dhwsh9K3r0tDh4GBb5Y9DGNzCYmUYG-yl-fbbJUoAJNItAuDeMYmSqIWxqbv52xm0yWM1naBUl_8d0ZesVmMHzAKQaUSJsxlHBIUbzyGqiVR-GYg3nbFsaGh6_kxhn3FaU9NV_GtiF9hcDWPrvat5-V4MNSex2M-1L2PddcUvPH0SdUvPBxGFkO3v2aXJTXRz045Za_3d9vVWmyeHh5X2UYECTgIadNCErjcgSdXkCWZGjQ4ErC5yo2mPNelRbdMnfIWl8pBSRIXulRIXk_Z_O9v8N7vDn1oqf_enSbSP-sjWaI</recordid><startdate>2006</startdate><enddate>2006</enddate><creator>Ishida, K.</creator><creator>Tamtrakarn, A.</creator><creator>Sakurai, T.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2006</creationdate><title>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</title><author>Ishida, K. ; Tamtrakarn, A. ; Sakurai, T.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i105t-197d1a0cbc0eacda9a1765650cb09b2b63abb3f95c87c2e9582c0fa1543f25ae3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Analog circuits</topic><topic>Circuit synthesis</topic><topic>Delta-sigma modulation</topic><topic>Digital circuits</topic><topic>Logic</topic><topic>Semiconductor device measurement</topic><topic>Subthreshold current</topic><topic>Threshold voltage</topic><topic>Variable structure systems</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Ishida, K.</creatorcontrib><creatorcontrib>Tamtrakarn, A.</creatorcontrib><creatorcontrib>Sakurai, T.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ishida, K.</au><au>Tamtrakarn, A.</au><au>Sakurai, T.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression</atitle><btitle>Asia and South Pacific Conference on Design Automation, 2006</btitle><stitle>ASPDAC</stitle><date>2006</date><risdate>2006</risdate><spage>2 pp.</spage><pages>2 pp.-</pages><issn>2153-6961</issn><eissn>2153-697X</eissn><isbn>9780780394513</isbn><isbn>0780394518</isbn><abstract>A 0.5-V sigma-delta modulator implemented in a 0.15-mum FD-SOI process with low V TH of 0.1V using analog T-switch (AT-switch) scheme to suppress subthreshold-leakage problems is presented. The scheme is compared with the conventional circuit, which are also fabricated in the same chip. The measurement result demonstrates that the sigma-delta modulator based on AT-switch realizes 6-bit resolution through reducing nonlinear leakage effects while the conventional circuit can achieve 4-bit resolution</abstract><pub>IEEE</pub><doi>10.1109/ASPDAC.2006.1594655</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2153-6961 |
| ispartof | Asia and South Pacific Conference on Design Automation, 2006, 2006, p.2 pp. |
| issn | 2153-6961 2153-697X |
| language | eng |
| recordid | cdi_ieee_primary_1594655 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Analog circuits Circuit synthesis Delta-sigma modulation Digital circuits Logic Semiconductor device measurement Subthreshold current Threshold voltage Variable structure systems Very large scale integration |
| title | A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T12%3A52%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%200.5-V%20sigma-delta%20modulator%20using%20analog%20T-switch%20scheme%20for%20the%20subthreshold%20leakage%20suppression&rft.btitle=Asia%20and%20South%20Pacific%20Conference%20on%20Design%20Automation,%202006&rft.au=Ishida,%20K.&rft.date=2006&rft.spage=2%20pp.&rft.pages=2%20pp.-&rft.issn=2153-6961&rft.eissn=2153-697X&rft.isbn=9780780394513&rft.isbn_list=0780394518&rft_id=info:doi/10.1109/ASPDAC.2006.1594655&rft_dat=%3Cieee_6IE%3E1594655%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1594655&rfr_iscdi=true |