Sliceable transformation of nonslicing floorplans based on vacant block insertion in LB-packing process
In this paper, based on the maintenance of a dynamic sliceable structure in an LB-packing-based compact floorplan, some vacant blocks are incrementally inserted into the original floorplan to transform a non-slicing floorplan into a slicing floorplan. Finally, a final slicing floorplan can be obtain...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1078 Vol. 2 |
|---|---|
| container_issue | |
| container_start_page | 1075 |
| container_title | |
| container_volume | |
| creator | Jin-Tai Yan Kai-Ping Lin Chun-Tsai Huang |
| description | In this paper, based on the maintenance of a dynamic sliceable structure in an LB-packing-based compact floorplan, some vacant blocks are incrementally inserted into the original floorplan to transform a non-slicing floorplan into a slicing floorplan. Finally, a final slicing floorplan can be obtained from the original LB-compact floorplan. The experimental results show that the area increase after running our proposed sliceable transformation is 3.5% on the average for the tested benchmark floorplans. Clearly, the proposed LB-packing-based approach is more effective than the previous FTP-1 algorithm. Basically, the LB-packing-based approach can serve as a post-processing phase for other nonslicing floorplan algorithms |
| doi_str_mv | 10.1109/MWSCAS.2005.1594291 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1594291</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1594291</ieee_id><sourcerecordid>1594291</sourcerecordid><originalsourceid>FETCH-ieee_primary_15942913</originalsourceid><addsrcrecordid>eNp9j81OwzAQhC0oEqX0CXrZF0hq54dkj1CBONBTkHqsNu6mMnXtyI6QeHtc1DPSSHP4vjmMECslc6Ukrre7bvPc5YWUda5qrApUN2Ku6rrNyhbxViyxaWVKiQobObuwKrGmeroXDzF-SVmUjcK5OHbWaKbeMkyBXBx8ONNkvAM_gPMuJmzcEQbrfRhtMqCnyAdIxjdpchP01usTGBc5_A2Ng4-XbCR9ugzH4DXH-CjuBrKRl9deiNXb6-fmPTPMvB-DOVP42V-_lP_TX2nSTGU</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Sliceable transformation of nonslicing floorplans based on vacant block insertion in LB-packing process</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jin-Tai Yan ; Kai-Ping Lin ; Chun-Tsai Huang</creator><creatorcontrib>Jin-Tai Yan ; Kai-Ping Lin ; Chun-Tsai Huang</creatorcontrib><description>In this paper, based on the maintenance of a dynamic sliceable structure in an LB-packing-based compact floorplan, some vacant blocks are incrementally inserted into the original floorplan to transform a non-slicing floorplan into a slicing floorplan. Finally, a final slicing floorplan can be obtained from the original LB-compact floorplan. The experimental results show that the area increase after running our proposed sliceable transformation is 3.5% on the average for the tested benchmark floorplans. Clearly, the proposed LB-packing-based approach is more effective than the previous FTP-1 algorithm. Basically, the LB-packing-based approach can serve as a post-processing phase for other nonslicing floorplan algorithms</description><identifier>ISSN: 1548-3746</identifier><identifier>ISBN: 9780780391970</identifier><identifier>ISBN: 0780391977</identifier><identifier>EISSN: 1558-3899</identifier><identifier>DOI: 10.1109/MWSCAS.2005.1594291</identifier><language>eng</language><publisher>IEEE</publisher><subject>Benchmark testing ; Computer industry ; Computer science ; Design automation ; Fabrication ; Integrated circuit interconnections ; Routing ; Shape ; Very large scale integration</subject><ispartof>48th Midwest Symposium on Circuits and Systems, 2005, 2005, p.1075-1078 Vol. 2</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1594291$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1594291$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jin-Tai Yan</creatorcontrib><creatorcontrib>Kai-Ping Lin</creatorcontrib><creatorcontrib>Chun-Tsai Huang</creatorcontrib><title>Sliceable transformation of nonslicing floorplans based on vacant block insertion in LB-packing process</title><title>48th Midwest Symposium on Circuits and Systems, 2005</title><addtitle>MWSCAS</addtitle><description>In this paper, based on the maintenance of a dynamic sliceable structure in an LB-packing-based compact floorplan, some vacant blocks are incrementally inserted into the original floorplan to transform a non-slicing floorplan into a slicing floorplan. Finally, a final slicing floorplan can be obtained from the original LB-compact floorplan. The experimental results show that the area increase after running our proposed sliceable transformation is 3.5% on the average for the tested benchmark floorplans. Clearly, the proposed LB-packing-based approach is more effective than the previous FTP-1 algorithm. Basically, the LB-packing-based approach can serve as a post-processing phase for other nonslicing floorplan algorithms</description><subject>Benchmark testing</subject><subject>Computer industry</subject><subject>Computer science</subject><subject>Design automation</subject><subject>Fabrication</subject><subject>Integrated circuit interconnections</subject><subject>Routing</subject><subject>Shape</subject><subject>Very large scale integration</subject><issn>1548-3746</issn><issn>1558-3899</issn><isbn>9780780391970</isbn><isbn>0780391977</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9j81OwzAQhC0oEqX0CXrZF0hq54dkj1CBONBTkHqsNu6mMnXtyI6QeHtc1DPSSHP4vjmMECslc6Ukrre7bvPc5YWUda5qrApUN2Ku6rrNyhbxViyxaWVKiQobObuwKrGmeroXDzF-SVmUjcK5OHbWaKbeMkyBXBx8ONNkvAM_gPMuJmzcEQbrfRhtMqCnyAdIxjdpchP01usTGBc5_A2Ng4-XbCR9ugzH4DXH-CjuBrKRl9deiNXb6-fmPTPMvB-DOVP42V-_lP_TX2nSTGU</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Jin-Tai Yan</creator><creator>Kai-Ping Lin</creator><creator>Chun-Tsai Huang</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>Sliceable transformation of nonslicing floorplans based on vacant block insertion in LB-packing process</title><author>Jin-Tai Yan ; Kai-Ping Lin ; Chun-Tsai Huang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_15942913</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Benchmark testing</topic><topic>Computer industry</topic><topic>Computer science</topic><topic>Design automation</topic><topic>Fabrication</topic><topic>Integrated circuit interconnections</topic><topic>Routing</topic><topic>Shape</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Jin-Tai Yan</creatorcontrib><creatorcontrib>Kai-Ping Lin</creatorcontrib><creatorcontrib>Chun-Tsai Huang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jin-Tai Yan</au><au>Kai-Ping Lin</au><au>Chun-Tsai Huang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Sliceable transformation of nonslicing floorplans based on vacant block insertion in LB-packing process</atitle><btitle>48th Midwest Symposium on Circuits and Systems, 2005</btitle><stitle>MWSCAS</stitle><date>2005</date><risdate>2005</risdate><spage>1075</spage><epage>1078 Vol. 2</epage><pages>1075-1078 Vol. 2</pages><issn>1548-3746</issn><eissn>1558-3899</eissn><isbn>9780780391970</isbn><isbn>0780391977</isbn><abstract>In this paper, based on the maintenance of a dynamic sliceable structure in an LB-packing-based compact floorplan, some vacant blocks are incrementally inserted into the original floorplan to transform a non-slicing floorplan into a slicing floorplan. Finally, a final slicing floorplan can be obtained from the original LB-compact floorplan. The experimental results show that the area increase after running our proposed sliceable transformation is 3.5% on the average for the tested benchmark floorplans. Clearly, the proposed LB-packing-based approach is more effective than the previous FTP-1 algorithm. Basically, the LB-packing-based approach can serve as a post-processing phase for other nonslicing floorplan algorithms</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2005.1594291</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1548-3746 |
| ispartof | 48th Midwest Symposium on Circuits and Systems, 2005, 2005, p.1075-1078 Vol. 2 |
| issn | 1548-3746 1558-3899 |
| language | eng |
| recordid | cdi_ieee_primary_1594291 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Benchmark testing Computer industry Computer science Design automation Fabrication Integrated circuit interconnections Routing Shape Very large scale integration |
| title | Sliceable transformation of nonslicing floorplans based on vacant block insertion in LB-packing process |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T07%3A08%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Sliceable%20transformation%20of%20nonslicing%20floorplans%20based%20on%20vacant%20block%20insertion%20in%20LB-packing%20process&rft.btitle=48th%20Midwest%20Symposium%20on%20Circuits%20and%20Systems,%202005&rft.au=Jin-Tai%20Yan&rft.date=2005&rft.spage=1075&rft.epage=1078%20Vol.%202&rft.pages=1075-1078%20Vol.%202&rft.issn=1548-3746&rft.eissn=1558-3899&rft.isbn=9780780391970&rft.isbn_list=0780391977&rft_id=info:doi/10.1109/MWSCAS.2005.1594291&rft_dat=%3Cieee_6IE%3E1594291%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1594291&rfr_iscdi=true |