ePAPP: a gigabit embedded protocol analyzer pre-processor

ePAPP: a gigabit embedded protocol analyzer pre-processor

Network has been growing rapidly in both transmission bandwidth and transmission speed. This increase in speed reduces processing time a network device has for each packet. This paper presents a hardware embedded protocol analyzer pre-processor (ePAPP) that performs the protocol analysis of network...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hoare, R.R., Ying Yu, Repanshek, J.J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Bandwidth
Ethernet networks
Hardware
National electric code
Network synthesis
Performance analysis
Protocols
Prototypes
Software performance
Software prototyping
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 62 Vol. 1
container_issue
container_start_page 59
container_title
container_volume
creator Hoare, R.R.
Ying Yu
Repanshek, J.J.
description Network has been growing rapidly in both transmission bandwidth and transmission speed. This increase in speed reduces processing time a network device has for each packet. This paper presents a hardware embedded protocol analyzer pre-processor (ePAPP) that performs the protocol analysis of network packets. It replaces the software protocol analysis program running on processors, with a significant performance increase, and protocol adaptation flexibility. A prototype of ePAPP supporting various protocols including Ethernet, IPv4, ARP, TCP, and UDP, has been designed in VHDL and synthesized. When implemented on the NEC instant silicon solutions platform (ISSP), a structured ASIC technology based on 0.13-micron process, ePPAP can achieve 2.88 Gb/s processing rate, using less than 1% of available logic cells.
doi_str_mv 10.1109/MWSCAS.2005.1594039
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1594039</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1594039</ieee_id><sourcerecordid>1594039</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-dd63a180e29a7794804f22a87fdcfaeec665a108d813f40de8bd34d4214de80e3</originalsourceid><addsrcrecordid>eNotj91Kw0AUhBd_wFr7BL3JCySes7vJ7vEuFK1CxUALXpaT7EmJpKYkualPb8TCwAzfwMAotURIEIEe3z-3q3ybaIA0wZQsGLpSM0xTHxtPdK0W5DxMMoTk4Oavs1PnbHan7ofhC0AbhzRTJEVeFE8RR4fmwGUzRnIsJQQJ0anvxq7q2oi_uT3_SD8RiSdayTB0_YO6rbkdZHHxudq9PO9Wr_HmY_22yjdxQzDGIWSG0YNoYufIerC11uxdHaqaRaosSxnBB4-mthDEl8HYYDXaKYOYuVr-zzYisj_1zZH78_5y2vwCy_tJVQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>ePAPP: a gigabit embedded protocol analyzer pre-processor</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Hoare, R.R. ; Ying Yu ; Repanshek, J.J.</creator><creatorcontrib>Hoare, R.R. ; Ying Yu ; Repanshek, J.J.</creatorcontrib><description>Network has been growing rapidly in both transmission bandwidth and transmission speed. This increase in speed reduces processing time a network device has for each packet. This paper presents a hardware embedded protocol analyzer pre-processor (ePAPP) that performs the protocol analysis of network packets. It replaces the software protocol analysis program running on processors, with a significant performance increase, and protocol adaptation flexibility. A prototype of ePAPP supporting various protocols including Ethernet, IPv4, ARP, TCP, and UDP, has been designed in VHDL and synthesized. When implemented on the NEC instant silicon solutions platform (ISSP), a structured ASIC technology based on 0.13-micron process, ePPAP can achieve 2.88 Gb/s processing rate, using less than 1% of available logic cells.</description><identifier>ISSN: 1548-3746</identifier><identifier>ISBN: 9780780391970</identifier><identifier>ISBN: 0780391977</identifier><identifier>EISSN: 1558-3899</identifier><identifier>DOI: 10.1109/MWSCAS.2005.1594039</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bandwidth ; Ethernet networks ; Hardware ; National electric code ; Network synthesis ; Performance analysis ; Protocols ; Prototypes ; Software performance ; Software prototyping</subject><ispartof>48th Midwest Symposium on Circuits and Systems, 2005, 2005, p.59-62 Vol. 1</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1594039$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1594039$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Hoare, R.R.</creatorcontrib><creatorcontrib>Ying Yu</creatorcontrib><creatorcontrib>Repanshek, J.J.</creatorcontrib><title>ePAPP: a gigabit embedded protocol analyzer pre-processor</title><title>48th Midwest Symposium on Circuits and Systems, 2005</title><addtitle>MWSCAS</addtitle><description>Network has been growing rapidly in both transmission bandwidth and transmission speed. This increase in speed reduces processing time a network device has for each packet. This paper presents a hardware embedded protocol analyzer pre-processor (ePAPP) that performs the protocol analysis of network packets. It replaces the software protocol analysis program running on processors, with a significant performance increase, and protocol adaptation flexibility. A prototype of ePAPP supporting various protocols including Ethernet, IPv4, ARP, TCP, and UDP, has been designed in VHDL and synthesized. When implemented on the NEC instant silicon solutions platform (ISSP), a structured ASIC technology based on 0.13-micron process, ePPAP can achieve 2.88 Gb/s processing rate, using less than 1% of available logic cells.</description><subject>Bandwidth</subject><subject>Ethernet networks</subject><subject>Hardware</subject><subject>National electric code</subject><subject>Network synthesis</subject><subject>Performance analysis</subject><subject>Protocols</subject><subject>Prototypes</subject><subject>Software performance</subject><subject>Software prototyping</subject><issn>1548-3746</issn><issn>1558-3899</issn><isbn>9780780391970</isbn><isbn>0780391977</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj91Kw0AUhBd_wFr7BL3JCySes7vJ7vEuFK1CxUALXpaT7EmJpKYkualPb8TCwAzfwMAotURIEIEe3z-3q3ybaIA0wZQsGLpSM0xTHxtPdK0W5DxMMoTk4Oavs1PnbHan7ofhC0AbhzRTJEVeFE8RR4fmwGUzRnIsJQQJ0anvxq7q2oi_uT3_SD8RiSdayTB0_YO6rbkdZHHxudq9PO9Wr_HmY_22yjdxQzDGIWSG0YNoYufIerC11uxdHaqaRaosSxnBB4-mthDEl8HYYDXaKYOYuVr-zzYisj_1zZH78_5y2vwCy_tJVQ</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Hoare, R.R.</creator><creator>Ying Yu</creator><creator>Repanshek, J.J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>ePAPP: a gigabit embedded protocol analyzer pre-processor</title><author>Hoare, R.R. ; Ying Yu ; Repanshek, J.J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-dd63a180e29a7794804f22a87fdcfaeec665a108d813f40de8bd34d4214de80e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Bandwidth</topic><topic>Ethernet networks</topic><topic>Hardware</topic><topic>National electric code</topic><topic>Network synthesis</topic><topic>Performance analysis</topic><topic>Protocols</topic><topic>Prototypes</topic><topic>Software performance</topic><topic>Software prototyping</topic><toplevel>online_resources</toplevel><creatorcontrib>Hoare, R.R.</creatorcontrib><creatorcontrib>Ying Yu</creatorcontrib><creatorcontrib>Repanshek, J.J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hoare, R.R.</au><au>Ying Yu</au><au>Repanshek, J.J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>ePAPP: a gigabit embedded protocol analyzer pre-processor</atitle><btitle>48th Midwest Symposium on Circuits and Systems, 2005</btitle><stitle>MWSCAS</stitle><date>2005</date><risdate>2005</risdate><spage>59</spage><epage>62 Vol. 1</epage><pages>59-62 Vol. 1</pages><issn>1548-3746</issn><eissn>1558-3899</eissn><isbn>9780780391970</isbn><isbn>0780391977</isbn><abstract>Network has been growing rapidly in both transmission bandwidth and transmission speed. This increase in speed reduces processing time a network device has for each packet. This paper presents a hardware embedded protocol analyzer pre-processor (ePAPP) that performs the protocol analysis of network packets. It replaces the software protocol analysis program running on processors, with a significant performance increase, and protocol adaptation flexibility. A prototype of ePAPP supporting various protocols including Ethernet, IPv4, ARP, TCP, and UDP, has been designed in VHDL and synthesized. When implemented on the NEC instant silicon solutions platform (ISSP), a structured ASIC technology based on 0.13-micron process, ePPAP can achieve 2.88 Gb/s processing rate, using less than 1% of available logic cells.</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2005.1594039</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1548-3746
ispartof 48th Midwest Symposium on Circuits and Systems, 2005, 2005, p.59-62 Vol. 1
issn 1548-3746
1558-3899
language eng
recordid cdi_ieee_primary_1594039
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bandwidth
Ethernet networks
Hardware
National electric code
Network synthesis
Performance analysis
Protocols
Prototypes
Software performance
Software prototyping
title ePAPP: a gigabit embedded protocol analyzer pre-processor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T14%3A39%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=ePAPP:%20a%20gigabit%20embedded%20protocol%20analyzer%20pre-processor&rft.btitle=48th%20Midwest%20Symposium%20on%20Circuits%20and%20Systems,%202005&rft.au=Hoare,%20R.R.&rft.date=2005&rft.spage=59&rft.epage=62%20Vol.%201&rft.pages=59-62%20Vol.%201&rft.issn=1548-3746&rft.eissn=1558-3899&rft.isbn=9780780391970&rft.isbn_list=0780391977&rft_id=info:doi/10.1109/MWSCAS.2005.1594039&rft_dat=%3Cieee_6IE%3E1594039%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1594039&rfr_iscdi=true