Boundary Contour System for Dynamic Compression and Image Edge Enhancement
The Boundary Contour System (BCS) provides a powerful technique to recognize patterns and restore image quality under excessive fixed pattern noise as in Synthetic Aperture Radar (SAR) images. This paper describes the VLSI design of the circuits needed for preprocessing stages of BCS (i.e.) preproce...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 462 |
|---|---|
| container_issue | |
| container_start_page | 457 |
| container_title | |
| container_volume | |
| creator | Veni, S. George, R.A. Narayanan Kutty, K.A. |
| description | The Boundary Contour System (BCS) provides a powerful technique to recognize patterns and restore image quality under excessive fixed pattern noise as in Synthetic Aperture Radar (SAR) images. This paper describes the VLSI design of the circuits needed for preprocessing stages of BCS (i.e.) preprocessing noisy image data that vary in intensity over as much as four orders of magnitude. The circuits are based on equations representing a stage one of a BCS. The preprocessing stages have been designed using cadence spectre IC5 tool. The stage one model circuits with ID array of 20 node cells is designed which here demonstrates the dynamic range compression and the responses to input stimuli from the linear array of circuits illustrate edge enhancement. |
| doi_str_mv | 10.1109/INDCON.2005.1590212 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1590212</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1590212</ieee_id><sourcerecordid>1590212</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-ef48e588d14829cb47429084bc15687d24f1c15c4d5ee57f79ee37649e12fc683</originalsourceid><addsrcrecordid>eNotT81OwzAYiwRIjLEn2CUv0PJ9-WmSI3QDiqbtAEjcpi79AkU0ndru0LeniF1sS7Ysm7ElQooI7q7YrvLdNhUAOkXtQKC4YDdgLEinQapLNhNS6MQp-Lhmi77_BoApjajVjL08tKdYld3I8zYO7anjr2M_UMND2_HVGMum9pPVHDvq-7qNvIwVL5ryk_i6-oP4VUZPDcXhll2F8qenxZnn7P1x_ZY_J5vdU5Hfb5IajR4SCsqStrZCZYXzB2WUcGDVwaPOrKmECjhJrypNpE0wjkiaTDlCEXxm5Zwt_3trItofu7qZ5u_P1-UvpK9NAQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Boundary Contour System for Dynamic Compression and Image Edge Enhancement</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Veni, S. ; George, R.A. ; Narayanan Kutty, K.A.</creator><creatorcontrib>Veni, S. ; George, R.A. ; Narayanan Kutty, K.A.</creatorcontrib><description>The Boundary Contour System (BCS) provides a powerful technique to recognize patterns and restore image quality under excessive fixed pattern noise as in Synthetic Aperture Radar (SAR) images. This paper describes the VLSI design of the circuits needed for preprocessing stages of BCS (i.e.) preprocessing noisy image data that vary in intensity over as much as four orders of magnitude. The circuits are based on equations representing a stage one of a BCS. The preprocessing stages have been designed using cadence spectre IC5 tool. The stage one model circuits with ID array of 20 node cells is designed which here demonstrates the dynamic range compression and the responses to input stimuli from the linear array of circuits illustrate edge enhancement.</description><identifier>ISSN: 2325-940X</identifier><identifier>ISBN: 0780395034</identifier><identifier>ISBN: 9780780395039</identifier><identifier>DOI: 10.1109/INDCON.2005.1590212</identifier><language>eng</language><publisher>IEEE</publisher><subject>BCS ; Circuit noise ; Dynamic Compression ; Edge Enhancement ; Equations ; Image coding ; Image quality ; Image recognition ; Image restoration ; Pattern recognition ; Power system restoration ; Synthetic aperture radar ; Very large scale integration ; VLSI Design</subject><ispartof>2005 Annual IEEE India Conference - Indicon, 2005, p.457-462</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1590212$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1590212$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Veni, S.</creatorcontrib><creatorcontrib>George, R.A.</creatorcontrib><creatorcontrib>Narayanan Kutty, K.A.</creatorcontrib><title>Boundary Contour System for Dynamic Compression and Image Edge Enhancement</title><title>2005 Annual IEEE India Conference - Indicon</title><addtitle>INDCON</addtitle><description>The Boundary Contour System (BCS) provides a powerful technique to recognize patterns and restore image quality under excessive fixed pattern noise as in Synthetic Aperture Radar (SAR) images. This paper describes the VLSI design of the circuits needed for preprocessing stages of BCS (i.e.) preprocessing noisy image data that vary in intensity over as much as four orders of magnitude. The circuits are based on equations representing a stage one of a BCS. The preprocessing stages have been designed using cadence spectre IC5 tool. The stage one model circuits with ID array of 20 node cells is designed which here demonstrates the dynamic range compression and the responses to input stimuli from the linear array of circuits illustrate edge enhancement.</description><subject>BCS</subject><subject>Circuit noise</subject><subject>Dynamic Compression</subject><subject>Edge Enhancement</subject><subject>Equations</subject><subject>Image coding</subject><subject>Image quality</subject><subject>Image recognition</subject><subject>Image restoration</subject><subject>Pattern recognition</subject><subject>Power system restoration</subject><subject>Synthetic aperture radar</subject><subject>Very large scale integration</subject><subject>VLSI Design</subject><issn>2325-940X</issn><isbn>0780395034</isbn><isbn>9780780395039</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotT81OwzAYiwRIjLEn2CUv0PJ9-WmSI3QDiqbtAEjcpi79AkU0ndru0LeniF1sS7Ysm7ElQooI7q7YrvLdNhUAOkXtQKC4YDdgLEinQapLNhNS6MQp-Lhmi77_BoApjajVjL08tKdYld3I8zYO7anjr2M_UMND2_HVGMum9pPVHDvq-7qNvIwVL5ryk_i6-oP4VUZPDcXhll2F8qenxZnn7P1x_ZY_J5vdU5Hfb5IajR4SCsqStrZCZYXzB2WUcGDVwaPOrKmECjhJrypNpE0wjkiaTDlCEXxm5Zwt_3trItofu7qZ5u_P1-UvpK9NAQ</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Veni, S.</creator><creator>George, R.A.</creator><creator>Narayanan Kutty, K.A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2005</creationdate><title>Boundary Contour System for Dynamic Compression and Image Edge Enhancement</title><author>Veni, S. ; George, R.A. ; Narayanan Kutty, K.A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-ef48e588d14829cb47429084bc15687d24f1c15c4d5ee57f79ee37649e12fc683</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>BCS</topic><topic>Circuit noise</topic><topic>Dynamic Compression</topic><topic>Edge Enhancement</topic><topic>Equations</topic><topic>Image coding</topic><topic>Image quality</topic><topic>Image recognition</topic><topic>Image restoration</topic><topic>Pattern recognition</topic><topic>Power system restoration</topic><topic>Synthetic aperture radar</topic><topic>Very large scale integration</topic><topic>VLSI Design</topic><toplevel>online_resources</toplevel><creatorcontrib>Veni, S.</creatorcontrib><creatorcontrib>George, R.A.</creatorcontrib><creatorcontrib>Narayanan Kutty, K.A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Veni, S.</au><au>George, R.A.</au><au>Narayanan Kutty, K.A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Boundary Contour System for Dynamic Compression and Image Edge Enhancement</atitle><btitle>2005 Annual IEEE India Conference - Indicon</btitle><stitle>INDCON</stitle><date>2005</date><risdate>2005</risdate><spage>457</spage><epage>462</epage><pages>457-462</pages><issn>2325-940X</issn><isbn>0780395034</isbn><isbn>9780780395039</isbn><abstract>The Boundary Contour System (BCS) provides a powerful technique to recognize patterns and restore image quality under excessive fixed pattern noise as in Synthetic Aperture Radar (SAR) images. This paper describes the VLSI design of the circuits needed for preprocessing stages of BCS (i.e.) preprocessing noisy image data that vary in intensity over as much as four orders of magnitude. The circuits are based on equations representing a stage one of a BCS. The preprocessing stages have been designed using cadence spectre IC5 tool. The stage one model circuits with ID array of 20 node cells is designed which here demonstrates the dynamic range compression and the responses to input stimuli from the linear array of circuits illustrate edge enhancement.</abstract><pub>IEEE</pub><doi>10.1109/INDCON.2005.1590212</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2325-940X |
| ispartof | 2005 Annual IEEE India Conference - Indicon, 2005, p.457-462 |
| issn | 2325-940X |
| language | eng |
| recordid | cdi_ieee_primary_1590212 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | BCS Circuit noise Dynamic Compression Edge Enhancement Equations Image coding Image quality Image recognition Image restoration Pattern recognition Power system restoration Synthetic aperture radar Very large scale integration VLSI Design |
| title | Boundary Contour System for Dynamic Compression and Image Edge Enhancement |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T17%3A10%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Boundary%20Contour%20System%20for%20Dynamic%20Compression%20and%20Image%20Edge%20Enhancement&rft.btitle=2005%20Annual%20IEEE%20India%20Conference%20-%20Indicon&rft.au=Veni,%20S.&rft.date=2005&rft.spage=457&rft.epage=462&rft.pages=457-462&rft.issn=2325-940X&rft.isbn=0780395034&rft.isbn_list=9780780395039&rft_id=info:doi/10.1109/INDCON.2005.1590212&rft_dat=%3Cieee_6IE%3E1590212%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1590212&rfr_iscdi=true |