Securing Scan Design Using Lock and Key Technique

Scan test has been a common and useful method for testing VLSI designs due to the high controllability and observability it provides. These same properties have recently been shown to also be a security threat to the intellectual property on a chip (Yang et al., 2004). In order to defend from scan b...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lee, J., Tehranipoor, M., Patel, C., Plusquellic, J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 62
container_issue
container_start_page 51
container_title
container_volume
creator Lee, J.
Tehranipoor, M.
Patel, C.
Plusquellic, J.
description Scan test has been a common and useful method for testing VLSI designs due to the high controllability and observability it provides. These same properties have recently been shown to also be a security threat to the intellectual property on a chip (Yang et al., 2004). In order to defend from scan based attacks, we present the lock & key technique. Our proposed technique provides security while not negatively impacting the design's fault coverage. This technique requires only that a small area overhead penalty is incurred for a significant return in security. Lock & key divides the already present scan chain into smaller subchains of equal length that are controlled by an internal test security controller. When a malicious user attempts to manipulate the scan chain, the test security controller goes into insecure mode and enables each subchain in an unpredictable sequence making controllability and observability of the circuit under test very difficult. We present and analyze the design of the lock & key techniques to show that this is a flexible option to secure scan designs for various levels of security
doi_str_mv 10.1109/DFTVS.2005.58
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1544503</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1544503</ieee_id><sourcerecordid>1544503</sourcerecordid><originalsourceid>FETCH-LOGICAL-c219t-83be06f3628c07cdca6976854a2b83ce9a54da007ad4e30903217ebccc1c68183</originalsourceid><addsrcrecordid>eNotzLtOw0AQQNEVDwknUFLR7A_YzL5md0uUEECxlMIObbQeT4J5GLBJkb9HEVRXOsUV4lpBoRTE2_mifq4KDeAKF05Epo33uY-Ip2ICHqPTFm04E5lyDnLnvb0Qk3F8BTBoPWZCVUz7oet3sqLUyzmP3a6X6_Eo5Se9ydS3cskHWTO99N33ni_F-Ta9j3z136lYL-7r2WNerh6eZndlTlrFnzyYhgG3BnUg8NRSwugxOJt0EwxxTM62CcCn1rKBCEYrzw0RKcKggpmKm79vx8ybr6H7SMNho5y1Doz5BQaEQ4Y</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Securing Scan Design Using Lock and Key Technique</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Lee, J. ; Tehranipoor, M. ; Patel, C. ; Plusquellic, J.</creator><creatorcontrib>Lee, J. ; Tehranipoor, M. ; Patel, C. ; Plusquellic, J.</creatorcontrib><description>Scan test has been a common and useful method for testing VLSI designs due to the high controllability and observability it provides. These same properties have recently been shown to also be a security threat to the intellectual property on a chip (Yang et al., 2004). In order to defend from scan based attacks, we present the lock &amp; key technique. Our proposed technique provides security while not negatively impacting the design's fault coverage. This technique requires only that a small area overhead penalty is incurred for a significant return in security. Lock &amp; key divides the already present scan chain into smaller subchains of equal length that are controlled by an internal test security controller. When a malicious user attempts to manipulate the scan chain, the test security controller goes into insecure mode and enables each subchain in an unpredictable sequence making controllability and observability of the circuit under test very difficult. We present and analyze the design of the lock &amp; key techniques to show that this is a flexible option to secure scan designs for various levels of security</description><identifier>ISSN: 1550-5774</identifier><identifier>ISBN: 0769524648</identifier><identifier>ISBN: 9780769524641</identifier><identifier>EISSN: 2377-7966</identifier><identifier>DOI: 10.1109/DFTVS.2005.58</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuit faults ; Circuit testing ; Controllability ; Cryptography ; Flip-flops ; Logic testing ; Multiplexing ; Observability ; Security ; Sequential analysis</subject><ispartof>20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), 2005, p.51-62</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c219t-83be06f3628c07cdca6976854a2b83ce9a54da007ad4e30903217ebccc1c68183</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1544503$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1544503$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lee, J.</creatorcontrib><creatorcontrib>Tehranipoor, M.</creatorcontrib><creatorcontrib>Patel, C.</creatorcontrib><creatorcontrib>Plusquellic, J.</creatorcontrib><title>Securing Scan Design Using Lock and Key Technique</title><title>20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05)</title><addtitle>DFTVS</addtitle><description>Scan test has been a common and useful method for testing VLSI designs due to the high controllability and observability it provides. These same properties have recently been shown to also be a security threat to the intellectual property on a chip (Yang et al., 2004). In order to defend from scan based attacks, we present the lock &amp; key technique. Our proposed technique provides security while not negatively impacting the design's fault coverage. This technique requires only that a small area overhead penalty is incurred for a significant return in security. Lock &amp; key divides the already present scan chain into smaller subchains of equal length that are controlled by an internal test security controller. When a malicious user attempts to manipulate the scan chain, the test security controller goes into insecure mode and enables each subchain in an unpredictable sequence making controllability and observability of the circuit under test very difficult. We present and analyze the design of the lock &amp; key techniques to show that this is a flexible option to secure scan designs for various levels of security</description><subject>Circuit faults</subject><subject>Circuit testing</subject><subject>Controllability</subject><subject>Cryptography</subject><subject>Flip-flops</subject><subject>Logic testing</subject><subject>Multiplexing</subject><subject>Observability</subject><subject>Security</subject><subject>Sequential analysis</subject><issn>1550-5774</issn><issn>2377-7966</issn><isbn>0769524648</isbn><isbn>9780769524641</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotzLtOw0AQQNEVDwknUFLR7A_YzL5md0uUEECxlMIObbQeT4J5GLBJkb9HEVRXOsUV4lpBoRTE2_mifq4KDeAKF05Epo33uY-Ip2ICHqPTFm04E5lyDnLnvb0Qk3F8BTBoPWZCVUz7oet3sqLUyzmP3a6X6_Eo5Se9ydS3cskHWTO99N33ni_F-Ta9j3z136lYL-7r2WNerh6eZndlTlrFnzyYhgG3BnUg8NRSwugxOJt0EwxxTM62CcCn1rKBCEYrzw0RKcKggpmKm79vx8ybr6H7SMNho5y1Doz5BQaEQ4Y</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Lee, J.</creator><creator>Tehranipoor, M.</creator><creator>Patel, C.</creator><creator>Plusquellic, J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>Securing Scan Design Using Lock and Key Technique</title><author>Lee, J. ; Tehranipoor, M. ; Patel, C. ; Plusquellic, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c219t-83be06f3628c07cdca6976854a2b83ce9a54da007ad4e30903217ebccc1c68183</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Circuit faults</topic><topic>Circuit testing</topic><topic>Controllability</topic><topic>Cryptography</topic><topic>Flip-flops</topic><topic>Logic testing</topic><topic>Multiplexing</topic><topic>Observability</topic><topic>Security</topic><topic>Sequential analysis</topic><toplevel>online_resources</toplevel><creatorcontrib>Lee, J.</creatorcontrib><creatorcontrib>Tehranipoor, M.</creatorcontrib><creatorcontrib>Patel, C.</creatorcontrib><creatorcontrib>Plusquellic, J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee, J.</au><au>Tehranipoor, M.</au><au>Patel, C.</au><au>Plusquellic, J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Securing Scan Design Using Lock and Key Technique</atitle><btitle>20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05)</btitle><stitle>DFTVS</stitle><date>2005</date><risdate>2005</risdate><spage>51</spage><epage>62</epage><pages>51-62</pages><issn>1550-5774</issn><eissn>2377-7966</eissn><isbn>0769524648</isbn><isbn>9780769524641</isbn><abstract>Scan test has been a common and useful method for testing VLSI designs due to the high controllability and observability it provides. These same properties have recently been shown to also be a security threat to the intellectual property on a chip (Yang et al., 2004). In order to defend from scan based attacks, we present the lock &amp; key technique. Our proposed technique provides security while not negatively impacting the design's fault coverage. This technique requires only that a small area overhead penalty is incurred for a significant return in security. Lock &amp; key divides the already present scan chain into smaller subchains of equal length that are controlled by an internal test security controller. When a malicious user attempts to manipulate the scan chain, the test security controller goes into insecure mode and enables each subchain in an unpredictable sequence making controllability and observability of the circuit under test very difficult. We present and analyze the design of the lock &amp; key techniques to show that this is a flexible option to secure scan designs for various levels of security</abstract><pub>IEEE</pub><doi>10.1109/DFTVS.2005.58</doi><tpages>12</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1550-5774
ispartof 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), 2005, p.51-62
issn 1550-5774
2377-7966
language eng
recordid cdi_ieee_primary_1544503
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Circuit faults
Circuit testing
Controllability
Cryptography
Flip-flops
Logic testing
Multiplexing
Observability
Security
Sequential analysis
title Securing Scan Design Using Lock and Key Technique
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T15%3A26%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Securing%20Scan%20Design%20Using%20Lock%20and%20Key%20Technique&rft.btitle=20th%20IEEE%20International%20Symposium%20on%20Defect%20and%20Fault%20Tolerance%20in%20VLSI%20Systems%20(DFT'05)&rft.au=Lee,%20J.&rft.date=2005&rft.spage=51&rft.epage=62&rft.pages=51-62&rft.issn=1550-5774&rft.eissn=2377-7966&rft.isbn=0769524648&rft.isbn_list=9780769524641&rft_id=info:doi/10.1109/DFTVS.2005.58&rft_dat=%3Cieee_6IE%3E1544503%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1544503&rfr_iscdi=true