Reduced complexity recovery architecture in QAM software receiver

In this paper, we present the design and implementation of a new architecture for phase and frequency synchronization in coherent QAM demodulator used in modern digital communication systems. This architecture utilizes the non data aided carrier recovery for synchronization, which is based on the DC...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Enteshari, A., Pasand, R., Nielsen, J.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Communication system control Computer architecture Demodulation Digital communication Error correction Field programmable gate arrays Frequency synchronization Quadrature amplitude modulation Timing Tracking loops
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	347
container_issue
container_start_page	344
container_title
container_volume
creator	Enteshari, A. Pasand, R. Nielsen, J.
description	In this paper, we present the design and implementation of a new architecture for phase and frequency synchronization in coherent QAM demodulator used in modern digital communication systems. This architecture utilizes the non data aided carrier recovery for synchronization, which is based on the DC error tracking behavior of a control loop. We exploit the hardware-software co-design in this architecture, which makes it flexible for different design parameters. The early-late gate technique as a conventional symbol timing recovery is also addressed within the proposed framework. Hardware-software implementation in field programmable gate array (FPGA) and its issues are presented for different data rates.
doi_str_mv	10.1109/PACRIM.2005.1517296
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1517296</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1517296</ieee_id><sourcerecordid>1517296</sourcerecordid><originalsourceid>FETCH-ieee_primary_15172963</originalsourceid><addsrcrecordid>eNp9jr0KwkAQhBd_wKB5gjT3Aom3iZvkyiCKFoKKvYRzxRM14RJ_8vZeYe0wMAzzFQMQoIwQpZpui_l-vYliKSlCwixWaQ-8GGkWkqK4D77KcumcKFSUDsBDIgopU_kI_Ka5SqcZJRkmHhR7Pj01n4Su7vWNP6bthGVdvdh2orT6YlrW7dOyMA-xKzaiqc7tu3TdUWwcNoHhubw17P9yDMFycZivQsPMx9qae2m74-9o8n_9AnJPPp4</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Reduced complexity recovery architecture in QAM software receiver</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Enteshari, A. ; Pasand, R. ; Nielsen, J.</creator><creatorcontrib>Enteshari, A. ; Pasand, R. ; Nielsen, J.</creatorcontrib><description>In this paper, we present the design and implementation of a new architecture for phase and frequency synchronization in coherent QAM demodulator used in modern digital communication systems. This architecture utilizes the non data aided carrier recovery for synchronization, which is based on the DC error tracking behavior of a control loop. We exploit the hardware-software co-design in this architecture, which makes it flexible for different design parameters. The early-late gate technique as a conventional symbol timing recovery is also addressed within the proposed framework. Hardware-software implementation in field programmable gate array (FPGA) and its issues are presented for different data rates.</description><identifier>ISSN: 1555-5798</identifier><identifier>ISBN: 9780780391956</identifier><identifier>ISBN: 0780391950</identifier><identifier>EISSN: 2154-5952</identifier><identifier>DOI: 10.1109/PACRIM.2005.1517296</identifier><language>eng</language><publisher>IEEE</publisher><subject>Communication system control ; Computer architecture ; Demodulation ; Digital communication ; Error correction ; Field programmable gate arrays ; Frequency synchronization ; Quadrature amplitude modulation ; Timing ; Tracking loops</subject><ispartof>PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005, 2005, p.344-347</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1517296$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1517296$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Enteshari, A.</creatorcontrib><creatorcontrib>Pasand, R.</creatorcontrib><creatorcontrib>Nielsen, J.</creatorcontrib><title>Reduced complexity recovery architecture in QAM software receiver</title><title>PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005</title><addtitle>PACRIM</addtitle><description>In this paper, we present the design and implementation of a new architecture for phase and frequency synchronization in coherent QAM demodulator used in modern digital communication systems. This architecture utilizes the non data aided carrier recovery for synchronization, which is based on the DC error tracking behavior of a control loop. We exploit the hardware-software co-design in this architecture, which makes it flexible for different design parameters. The early-late gate technique as a conventional symbol timing recovery is also addressed within the proposed framework. Hardware-software implementation in field programmable gate array (FPGA) and its issues are presented for different data rates.</description><subject>Communication system control</subject><subject>Computer architecture</subject><subject>Demodulation</subject><subject>Digital communication</subject><subject>Error correction</subject><subject>Field programmable gate arrays</subject><subject>Frequency synchronization</subject><subject>Quadrature amplitude modulation</subject><subject>Timing</subject><subject>Tracking loops</subject><issn>1555-5798</issn><issn>2154-5952</issn><isbn>9780780391956</isbn><isbn>0780391950</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9jr0KwkAQhBd_wKB5gjT3Aom3iZvkyiCKFoKKvYRzxRM14RJ_8vZeYe0wMAzzFQMQoIwQpZpui_l-vYliKSlCwixWaQ-8GGkWkqK4D77KcumcKFSUDsBDIgopU_kI_Ka5SqcZJRkmHhR7Pj01n4Su7vWNP6bthGVdvdh2orT6YlrW7dOyMA-xKzaiqc7tu3TdUWwcNoHhubw17P9yDMFycZivQsPMx9qae2m74-9o8n_9AnJPPp4</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Enteshari, A.</creator><creator>Pasand, R.</creator><creator>Nielsen, J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>Reduced complexity recovery architecture in QAM software receiver</title><author>Enteshari, A. ; Pasand, R. ; Nielsen, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_15172963</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Communication system control</topic><topic>Computer architecture</topic><topic>Demodulation</topic><topic>Digital communication</topic><topic>Error correction</topic><topic>Field programmable gate arrays</topic><topic>Frequency synchronization</topic><topic>Quadrature amplitude modulation</topic><topic>Timing</topic><topic>Tracking loops</topic><toplevel>online_resources</toplevel><creatorcontrib>Enteshari, A.</creatorcontrib><creatorcontrib>Pasand, R.</creatorcontrib><creatorcontrib>Nielsen, J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Enteshari, A.</au><au>Pasand, R.</au><au>Nielsen, J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Reduced complexity recovery architecture in QAM software receiver</atitle><btitle>PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005</btitle><stitle>PACRIM</stitle><date>2005</date><risdate>2005</risdate><spage>344</spage><epage>347</epage><pages>344-347</pages><issn>1555-5798</issn><eissn>2154-5952</eissn><isbn>9780780391956</isbn><isbn>0780391950</isbn><abstract>In this paper, we present the design and implementation of a new architecture for phase and frequency synchronization in coherent QAM demodulator used in modern digital communication systems. This architecture utilizes the non data aided carrier recovery for synchronization, which is based on the DC error tracking behavior of a control loop. We exploit the hardware-software co-design in this architecture, which makes it flexible for different design parameters. The early-late gate technique as a conventional symbol timing recovery is also addressed within the proposed framework. Hardware-software implementation in field programmable gate array (FPGA) and its issues are presented for different data rates.</abstract><pub>IEEE</pub><doi>10.1109/PACRIM.2005.1517296</doi></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISSN: 1555-5798
ispartof	PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005, 2005, p.344-347
issn	1555-5798 2154-5952
language	eng
recordid	cdi_ieee_primary_1517296
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Communication system control Computer architecture Demodulation Digital communication Error correction Field programmable gate arrays Frequency synchronization Quadrature amplitude modulation Timing Tracking loops
title	Reduced complexity recovery architecture in QAM software receiver
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T18%3A38%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Reduced%20complexity%20recovery%20architecture%20in%20QAM%20software%20receiver&rft.btitle=PACRIM.%202005%20IEEE%20Pacific%20Rim%20Conference%20on%20Communications,%20Computers%20and%20signal%20Processing,%202005&rft.au=Enteshari,%20A.&rft.date=2005&rft.spage=344&rft.epage=347&rft.pages=344-347&rft.issn=1555-5798&rft.eissn=2154-5952&rft.isbn=9780780391956&rft.isbn_list=0780391950&rft_id=info:doi/10.1109/PACRIM.2005.1517296&rft_dat=%3Cieee_6IE%3E1517296%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1517296&rfr_iscdi=true