Prime clauses for fast enumeration of satisfying assignments to Boolean circuits

Finding all satisfying assignments of a propositional formula has many applications in the design of hardware and software. An approach to this problem augments a clause-recording propositional satisfiability solver with the ability to add blocking clauses, which prevent the solver from visiting the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HoonSang Jin, Somenzi, F.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 753
container_issue
container_start_page 750
container_title
container_volume
creator HoonSang Jin
Somenzi, F.
description Finding all satisfying assignments of a propositional formula has many applications in the design of hardware and software. An approach to this problem augments a clause-recording propositional satisfiability solver with the ability to add blocking clauses, which prevent the solver from visiting the same solution more than once. One generates a blocking clause from a satisfying assignment by taking its complement. In this paper, we present an improved algorithm for finding all satisfying assignments for a generic Boolean circuit. An optimization based on lifting - which generates minimal satisfying assignments - yields prime blocking clauses. Thanks to the primality of the blocking clauses, the derived conflict clauses usually prune both satisfiable and unsatisfiable points at once. The efficiency of our new algorithm is demonstrated by our preliminary results on SAT-based unbounded model checking.
doi_str_mv 10.1109/DAC.2005.193911
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1510431</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1510431</ieee_id><sourcerecordid>1510431</sourcerecordid><originalsourceid>FETCH-LOGICAL-i146t-b07355697a4f54049fb44fb9883f3e6ba65b5f27b03fcee44c2ed727066ed9503</originalsourceid><addsrcrecordid>eNotj71OwzAURi0BEm1hZmDxCyTcG_8kHkuhgFSJDiCxVXZ6XRklDoqdoW9PJJi-Mx2dj7E7hBIRzMPTelNWAKpEIwziBVuiMsoIUE11yRZQi6ZAgK9rtkzpGwAkalyw_X4MPfG2s1OixP0wcm9T5hSnnkabwxD54HmaKflziCduUwqn2FPMieeBPw5DRzbyNoztFHK6YVfedolu_3fFPrfPH5vXYvf-8rZZ74qAUufCzUFKaVNb6ZUEabyT0jvTNMIL0s5q5ZSvagfCt0RSthUd66oGreloFIgVu__zBiI6_Mwv7Hg-oEKQAsUvlUdOww</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Prime clauses for fast enumeration of satisfying assignments to Boolean circuits</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>HoonSang Jin ; Somenzi, F.</creator><creatorcontrib>HoonSang Jin ; Somenzi, F.</creatorcontrib><description>Finding all satisfying assignments of a propositional formula has many applications in the design of hardware and software. An approach to this problem augments a clause-recording propositional satisfiability solver with the ability to add blocking clauses, which prevent the solver from visiting the same solution more than once. One generates a blocking clause from a satisfying assignment by taking its complement. In this paper, we present an improved algorithm for finding all satisfying assignments for a generic Boolean circuit. An optimization based on lifting - which generates minimal satisfying assignments - yields prime blocking clauses. Thanks to the primality of the blocking clauses, the derived conflict clauses usually prune both satisfiable and unsatisfiable points at once. The efficiency of our new algorithm is demonstrated by our preliminary results on SAT-based unbounded model checking.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 1595930582</identifier><identifier>ISBN: 9781595930583</identifier><identifier>DOI: 10.1109/DAC.2005.193911</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Application software ; Arithmetic ; Computer science ; Contracts ; Hardware ; Logic circuits ; Logic design ; Performance analysis ; Permission</subject><ispartof>Proceedings. 42nd Design Automation Conference, 2005, 2005, p.750-753</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1510431$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,796,2056,4047,4048,27923,54756,54918</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1510431$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>HoonSang Jin</creatorcontrib><creatorcontrib>Somenzi, F.</creatorcontrib><title>Prime clauses for fast enumeration of satisfying assignments to Boolean circuits</title><title>Proceedings. 42nd Design Automation Conference, 2005</title><addtitle>DAC</addtitle><description>Finding all satisfying assignments of a propositional formula has many applications in the design of hardware and software. An approach to this problem augments a clause-recording propositional satisfiability solver with the ability to add blocking clauses, which prevent the solver from visiting the same solution more than once. One generates a blocking clause from a satisfying assignment by taking its complement. In this paper, we present an improved algorithm for finding all satisfying assignments for a generic Boolean circuit. An optimization based on lifting - which generates minimal satisfying assignments - yields prime blocking clauses. Thanks to the primality of the blocking clauses, the derived conflict clauses usually prune both satisfiable and unsatisfiable points at once. The efficiency of our new algorithm is demonstrated by our preliminary results on SAT-based unbounded model checking.</description><subject>Algorithm design and analysis</subject><subject>Application software</subject><subject>Arithmetic</subject><subject>Computer science</subject><subject>Contracts</subject><subject>Hardware</subject><subject>Logic circuits</subject><subject>Logic design</subject><subject>Performance analysis</subject><subject>Permission</subject><issn>0738-100X</issn><isbn>1595930582</isbn><isbn>9781595930583</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj71OwzAURi0BEm1hZmDxCyTcG_8kHkuhgFSJDiCxVXZ6XRklDoqdoW9PJJi-Mx2dj7E7hBIRzMPTelNWAKpEIwziBVuiMsoIUE11yRZQi6ZAgK9rtkzpGwAkalyw_X4MPfG2s1OixP0wcm9T5hSnnkabwxD54HmaKflziCduUwqn2FPMieeBPw5DRzbyNoztFHK6YVfedolu_3fFPrfPH5vXYvf-8rZZ74qAUufCzUFKaVNb6ZUEabyT0jvTNMIL0s5q5ZSvagfCt0RSthUd66oGreloFIgVu__zBiI6_Mwv7Hg-oEKQAsUvlUdOww</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>HoonSang Jin</creator><creator>Somenzi, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>Prime clauses for fast enumeration of satisfying assignments to Boolean circuits</title><author>HoonSang Jin ; Somenzi, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i146t-b07355697a4f54049fb44fb9883f3e6ba65b5f27b03fcee44c2ed727066ed9503</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Algorithm design and analysis</topic><topic>Application software</topic><topic>Arithmetic</topic><topic>Computer science</topic><topic>Contracts</topic><topic>Hardware</topic><topic>Logic circuits</topic><topic>Logic design</topic><topic>Performance analysis</topic><topic>Permission</topic><toplevel>online_resources</toplevel><creatorcontrib>HoonSang Jin</creatorcontrib><creatorcontrib>Somenzi, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HoonSang Jin</au><au>Somenzi, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Prime clauses for fast enumeration of satisfying assignments to Boolean circuits</atitle><btitle>Proceedings. 42nd Design Automation Conference, 2005</btitle><stitle>DAC</stitle><date>2005</date><risdate>2005</risdate><spage>750</spage><epage>753</epage><pages>750-753</pages><issn>0738-100X</issn><isbn>1595930582</isbn><isbn>9781595930583</isbn><abstract>Finding all satisfying assignments of a propositional formula has many applications in the design of hardware and software. An approach to this problem augments a clause-recording propositional satisfiability solver with the ability to add blocking clauses, which prevent the solver from visiting the same solution more than once. One generates a blocking clause from a satisfying assignment by taking its complement. In this paper, we present an improved algorithm for finding all satisfying assignments for a generic Boolean circuit. An optimization based on lifting - which generates minimal satisfying assignments - yields prime blocking clauses. Thanks to the primality of the blocking clauses, the derived conflict clauses usually prune both satisfiable and unsatisfiable points at once. The efficiency of our new algorithm is demonstrated by our preliminary results on SAT-based unbounded model checking.</abstract><pub>IEEE</pub><doi>10.1109/DAC.2005.193911</doi><tpages>4</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0738-100X
ispartof Proceedings. 42nd Design Automation Conference, 2005, 2005, p.750-753
issn 0738-100X
language eng
recordid cdi_ieee_primary_1510431
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Algorithm design and analysis
Application software
Arithmetic
Computer science
Contracts
Hardware
Logic circuits
Logic design
Performance analysis
Permission
title Prime clauses for fast enumeration of satisfying assignments to Boolean circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T21%3A22%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Prime%20clauses%20for%20fast%20enumeration%20of%20satisfying%20assignments%20to%20Boolean%20circuits&rft.btitle=Proceedings.%2042nd%20Design%20Automation%20Conference,%202005&rft.au=HoonSang%20Jin&rft.date=2005&rft.spage=750&rft.epage=753&rft.pages=750-753&rft.issn=0738-100X&rft.isbn=1595930582&rft.isbn_list=9781595930583&rft_id=info:doi/10.1109/DAC.2005.193911&rft_dat=%3Cieee_6IE%3E1510431%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1510431&rfr_iscdi=true