Highly scalable 90nm STI bounded twin flash cell with local interconnect
A 90nm Twin Flash memory cell with a size of 0.029/spl mu/m/sup 2//bit (3.5F/sup 2/) is presented. This cell is introduced first in a 1.8V, 2Gbit data flash. The Twin Flash technology is based on a shallow trench isolation (STI) bounded cell with local interconnect (LI) and serves for both advanced...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 121 |
|---|---|
| container_issue | |
| container_start_page | 120 |
| container_title | |
| container_volume | |
| creator | Nagel, N. Olligs, D. Polei, V. Parascandola, S. Boubekeur, H. Bach, L. Muller, T. Strassburg, M. Riedel, S. Kratzert, P. Caspary, D. Deppe, J. Wilier, J. Schulze, N. Mikolajick, T. Kusters, K.-H. Shappir, A. Redmard, E. Bloom, I. Eitan, B. |
| description | A 90nm Twin Flash memory cell with a size of 0.029/spl mu/m/sup 2//bit (3.5F/sup 2/) is presented. This cell is introduced first in a 1.8V, 2Gbit data flash. The Twin Flash technology is based on a shallow trench isolation (STI) bounded cell with local interconnect (LI) and serves for both advanced code and data flash storage memories. Beyond the 90nm node the scalability of the Twin Flash device is shown for 70 and 60nm node. The 90nm technology and its scaling follow the DRAM scaling path. |
| doi_str_mv | 10.1109/.2005.1469236 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1469236</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1469236</ieee_id><sourcerecordid>1469236</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-7a6d1148c1971680d649a6c8e2f88db057b7b281ce31b7c6db0d6946675962063</originalsourceid><addsrcrecordid>eNotj0FLwzAYhgMquE2PnrzkD7R-X5J-SY4y1A4GHpznkSapjWSttJWxf-_AnV54eHjgZewBoUQE-1QKgKpERVZIumJLZQG0UQB4zRaglSywInHLltP0DSCgkmbB6jp9dfnEJ--ya3LkFvoD_9hteDP89iEGPh9Tz9vspo77mDM_prnjeTj7PPVzHP3Q99HPd-ymdXmK95ddsc_Xl926Lrbvb5v187ZIqKu50I4CojIerUYyEEhZR95E0RoTGqh0oxth0EeJjfZ0RoGsItKVJQEkV-zxv5tijPufMR3ceNpfXss_4DZI9A</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Highly scalable 90nm STI bounded twin flash cell with local interconnect</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Nagel, N. ; Olligs, D. ; Polei, V. ; Parascandola, S. ; Boubekeur, H. ; Bach, L. ; Muller, T. ; Strassburg, M. ; Riedel, S. ; Kratzert, P. ; Caspary, D. ; Deppe, J. ; Wilier, J. ; Schulze, N. ; Mikolajick, T. ; Kusters, K.-H. ; Shappir, A. ; Redmard, E. ; Bloom, I. ; Eitan, B.</creator><creatorcontrib>Nagel, N. ; Olligs, D. ; Polei, V. ; Parascandola, S. ; Boubekeur, H. ; Bach, L. ; Muller, T. ; Strassburg, M. ; Riedel, S. ; Kratzert, P. ; Caspary, D. ; Deppe, J. ; Wilier, J. ; Schulze, N. ; Mikolajick, T. ; Kusters, K.-H. ; Shappir, A. ; Redmard, E. ; Bloom, I. ; Eitan, B.</creatorcontrib><description>A 90nm Twin Flash memory cell with a size of 0.029/spl mu/m/sup 2//bit (3.5F/sup 2/) is presented. This cell is introduced first in a 1.8V, 2Gbit data flash. The Twin Flash technology is based on a shallow trench isolation (STI) bounded cell with local interconnect (LI) and serves for both advanced code and data flash storage memories. Beyond the 90nm node the scalability of the Twin Flash device is shown for 70 and 60nm node. The 90nm technology and its scaling follow the DRAM scaling path.</description><identifier>ISSN: 0743-1562</identifier><identifier>ISBN: 4900784001</identifier><identifier>ISBN: 9784900784000</identifier><identifier>DOI: 10.1109/.2005.1469236</identifier><language>eng</language><publisher>IEEE</publisher><subject>Charge carrier processes ; Electron traps ; Flash memory cells ; Hot carriers ; Isolation technology ; Random access memory ; Scalability ; Silicon compounds ; Space technology ; Transistors</subject><ispartof>Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005, 2005, p.120-121</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1469236$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1469236$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Nagel, N.</creatorcontrib><creatorcontrib>Olligs, D.</creatorcontrib><creatorcontrib>Polei, V.</creatorcontrib><creatorcontrib>Parascandola, S.</creatorcontrib><creatorcontrib>Boubekeur, H.</creatorcontrib><creatorcontrib>Bach, L.</creatorcontrib><creatorcontrib>Muller, T.</creatorcontrib><creatorcontrib>Strassburg, M.</creatorcontrib><creatorcontrib>Riedel, S.</creatorcontrib><creatorcontrib>Kratzert, P.</creatorcontrib><creatorcontrib>Caspary, D.</creatorcontrib><creatorcontrib>Deppe, J.</creatorcontrib><creatorcontrib>Wilier, J.</creatorcontrib><creatorcontrib>Schulze, N.</creatorcontrib><creatorcontrib>Mikolajick, T.</creatorcontrib><creatorcontrib>Kusters, K.-H.</creatorcontrib><creatorcontrib>Shappir, A.</creatorcontrib><creatorcontrib>Redmard, E.</creatorcontrib><creatorcontrib>Bloom, I.</creatorcontrib><creatorcontrib>Eitan, B.</creatorcontrib><title>Highly scalable 90nm STI bounded twin flash cell with local interconnect</title><title>Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005</title><addtitle>VLSIT</addtitle><description>A 90nm Twin Flash memory cell with a size of 0.029/spl mu/m/sup 2//bit (3.5F/sup 2/) is presented. This cell is introduced first in a 1.8V, 2Gbit data flash. The Twin Flash technology is based on a shallow trench isolation (STI) bounded cell with local interconnect (LI) and serves for both advanced code and data flash storage memories. Beyond the 90nm node the scalability of the Twin Flash device is shown for 70 and 60nm node. The 90nm technology and its scaling follow the DRAM scaling path.</description><subject>Charge carrier processes</subject><subject>Electron traps</subject><subject>Flash memory cells</subject><subject>Hot carriers</subject><subject>Isolation technology</subject><subject>Random access memory</subject><subject>Scalability</subject><subject>Silicon compounds</subject><subject>Space technology</subject><subject>Transistors</subject><issn>0743-1562</issn><isbn>4900784001</isbn><isbn>9784900784000</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0FLwzAYhgMquE2PnrzkD7R-X5J-SY4y1A4GHpznkSapjWSttJWxf-_AnV54eHjgZewBoUQE-1QKgKpERVZIumJLZQG0UQB4zRaglSywInHLltP0DSCgkmbB6jp9dfnEJ--ya3LkFvoD_9hteDP89iEGPh9Tz9vspo77mDM_prnjeTj7PPVzHP3Q99HPd-ymdXmK95ddsc_Xl926Lrbvb5v187ZIqKu50I4CojIerUYyEEhZR95E0RoTGqh0oxth0EeJjfZ0RoGsItKVJQEkV-zxv5tijPufMR3ceNpfXss_4DZI9A</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Nagel, N.</creator><creator>Olligs, D.</creator><creator>Polei, V.</creator><creator>Parascandola, S.</creator><creator>Boubekeur, H.</creator><creator>Bach, L.</creator><creator>Muller, T.</creator><creator>Strassburg, M.</creator><creator>Riedel, S.</creator><creator>Kratzert, P.</creator><creator>Caspary, D.</creator><creator>Deppe, J.</creator><creator>Wilier, J.</creator><creator>Schulze, N.</creator><creator>Mikolajick, T.</creator><creator>Kusters, K.-H.</creator><creator>Shappir, A.</creator><creator>Redmard, E.</creator><creator>Bloom, I.</creator><creator>Eitan, B.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>Highly scalable 90nm STI bounded twin flash cell with local interconnect</title><author>Nagel, N. ; Olligs, D. ; Polei, V. ; Parascandola, S. ; Boubekeur, H. ; Bach, L. ; Muller, T. ; Strassburg, M. ; Riedel, S. ; Kratzert, P. ; Caspary, D. ; Deppe, J. ; Wilier, J. ; Schulze, N. ; Mikolajick, T. ; Kusters, K.-H. ; Shappir, A. ; Redmard, E. ; Bloom, I. ; Eitan, B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-7a6d1148c1971680d649a6c8e2f88db057b7b281ce31b7c6db0d6946675962063</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Charge carrier processes</topic><topic>Electron traps</topic><topic>Flash memory cells</topic><topic>Hot carriers</topic><topic>Isolation technology</topic><topic>Random access memory</topic><topic>Scalability</topic><topic>Silicon compounds</topic><topic>Space technology</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Nagel, N.</creatorcontrib><creatorcontrib>Olligs, D.</creatorcontrib><creatorcontrib>Polei, V.</creatorcontrib><creatorcontrib>Parascandola, S.</creatorcontrib><creatorcontrib>Boubekeur, H.</creatorcontrib><creatorcontrib>Bach, L.</creatorcontrib><creatorcontrib>Muller, T.</creatorcontrib><creatorcontrib>Strassburg, M.</creatorcontrib><creatorcontrib>Riedel, S.</creatorcontrib><creatorcontrib>Kratzert, P.</creatorcontrib><creatorcontrib>Caspary, D.</creatorcontrib><creatorcontrib>Deppe, J.</creatorcontrib><creatorcontrib>Wilier, J.</creatorcontrib><creatorcontrib>Schulze, N.</creatorcontrib><creatorcontrib>Mikolajick, T.</creatorcontrib><creatorcontrib>Kusters, K.-H.</creatorcontrib><creatorcontrib>Shappir, A.</creatorcontrib><creatorcontrib>Redmard, E.</creatorcontrib><creatorcontrib>Bloom, I.</creatorcontrib><creatorcontrib>Eitan, B.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nagel, N.</au><au>Olligs, D.</au><au>Polei, V.</au><au>Parascandola, S.</au><au>Boubekeur, H.</au><au>Bach, L.</au><au>Muller, T.</au><au>Strassburg, M.</au><au>Riedel, S.</au><au>Kratzert, P.</au><au>Caspary, D.</au><au>Deppe, J.</au><au>Wilier, J.</au><au>Schulze, N.</au><au>Mikolajick, T.</au><au>Kusters, K.-H.</au><au>Shappir, A.</au><au>Redmard, E.</au><au>Bloom, I.</au><au>Eitan, B.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Highly scalable 90nm STI bounded twin flash cell with local interconnect</atitle><btitle>Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005</btitle><stitle>VLSIT</stitle><date>2005</date><risdate>2005</risdate><spage>120</spage><epage>121</epage><pages>120-121</pages><issn>0743-1562</issn><isbn>4900784001</isbn><isbn>9784900784000</isbn><abstract>A 90nm Twin Flash memory cell with a size of 0.029/spl mu/m/sup 2//bit (3.5F/sup 2/) is presented. This cell is introduced first in a 1.8V, 2Gbit data flash. The Twin Flash technology is based on a shallow trench isolation (STI) bounded cell with local interconnect (LI) and serves for both advanced code and data flash storage memories. Beyond the 90nm node the scalability of the Twin Flash device is shown for 70 and 60nm node. The 90nm technology and its scaling follow the DRAM scaling path.</abstract><pub>IEEE</pub><doi>10.1109/.2005.1469236</doi><tpages>2</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0743-1562 |
| ispartof | Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005, 2005, p.120-121 |
| issn | 0743-1562 |
| language | eng |
| recordid | cdi_ieee_primary_1469236 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Charge carrier processes Electron traps Flash memory cells Hot carriers Isolation technology Random access memory Scalability Silicon compounds Space technology Transistors |
| title | Highly scalable 90nm STI bounded twin flash cell with local interconnect |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T14%3A22%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Highly%20scalable%2090nm%20STI%20bounded%20twin%20flash%20cell%20with%20local%20interconnect&rft.btitle=Digest%20of%20Technical%20Papers.%202005%20Symposium%20on%20VLSI%20Technology,%202005&rft.au=Nagel,%20N.&rft.date=2005&rft.spage=120&rft.epage=121&rft.pages=120-121&rft.issn=0743-1562&rft.isbn=4900784001&rft.isbn_list=9784900784000&rft_id=info:doi/10.1109/.2005.1469236&rft_dat=%3Cieee_6IE%3E1469236%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1469236&rfr_iscdi=true |