SoC-Mobinet: broadband transceiver design challenges

SoC-Mobinet: broadband transceiver design challenges

Summary form only given. Decreasing feature size and increasing system complexity enables to map complex systems onto one die (SoC - system on chip) or into one package (SiP - system in package). This reduces development, production and packaging costs of the integrated circuit, increases integratio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Dielacher, F.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Baseband
Costs
Educational institutions
GSM
Integrated circuit packaging
Integrated circuit technology
Production
Silicon
Space technology
Transceivers
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page 93
container_title
container_volume
creator Dielacher, F.
description Summary form only given. Decreasing feature size and increasing system complexity enables to map complex systems onto one die (SoC - system on chip) or into one package (SiP - system in package). This reduces development, production and packaging costs of the integrated circuit, increases integration density of the customer products by consuming less board space and optimizes the bill of material by reducing the number of external components. This paper looks at the design challenges posed by broadband transceiver design, including hardware/software reuse, validation and verification effort, and platform design, using the context of the SoC-Mobinet research project.
doi_str_mv 10.1109/ISSOC.2004.1411157
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1411157</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1411157</ieee_id><sourcerecordid>1411157</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-65285ee88a8467315179b40790d6b9f041fb1a3c98c810d2b306f81bc802e15d3</originalsourceid><addsrcrecordid>eNotj8tKw0AUQAdEUGt_QDf5gcR7M6877iSoLVS6iK7LTOamjsREMkHw7xXs2ZzdgSPEDUKFCO5u27b7pqoBVIUKEbU9E1dgCSRpTeZCrHP-gD-kM9LJS6HaqSlfppBGXu6LME8-Bj_GYpn9mDtO3zwXkXM6jkX37oeBxyPna3He-yHz-uSVeHt6fG025W7_vG0edmVCq5fS6Jo0M5EnZaxEjdYFBdZBNMH1oLAP6GXnqCOEWAcJpicMHUHNqKNcidv_bmLmw9ecPv38cziNyV_v30Jz</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>SoC-Mobinet: broadband transceiver design challenges</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Dielacher, F.</creator><creatorcontrib>Dielacher, F.</creatorcontrib><description>Summary form only given. Decreasing feature size and increasing system complexity enables to map complex systems onto one die (SoC - system on chip) or into one package (SiP - system in package). This reduces development, production and packaging costs of the integrated circuit, increases integration density of the customer products by consuming less board space and optimizes the bill of material by reducing the number of external components. This paper looks at the design challenges posed by broadband transceiver design, including hardware/software reuse, validation and verification effort, and platform design, using the context of the SoC-Mobinet research project.</description><identifier>ISBN: 0780385586</identifier><identifier>ISBN: 9780780385580</identifier><identifier>DOI: 10.1109/ISSOC.2004.1411157</identifier><language>eng</language><publisher>IEEE</publisher><subject>Baseband ; Costs ; Educational institutions ; GSM ; Integrated circuit packaging ; Integrated circuit technology ; Production ; Silicon ; Space technology ; Transceivers</subject><ispartof>2004 International Symposium on System-on-Chip, 2004. Proceedings, 2004, p.93</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1411157$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,4036,4037,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1411157$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Dielacher, F.</creatorcontrib><title>SoC-Mobinet: broadband transceiver design challenges</title><title>2004 International Symposium on System-on-Chip, 2004. Proceedings</title><addtitle>ISSOC</addtitle><description>Summary form only given. Decreasing feature size and increasing system complexity enables to map complex systems onto one die (SoC - system on chip) or into one package (SiP - system in package). This reduces development, production and packaging costs of the integrated circuit, increases integration density of the customer products by consuming less board space and optimizes the bill of material by reducing the number of external components. This paper looks at the design challenges posed by broadband transceiver design, including hardware/software reuse, validation and verification effort, and platform design, using the context of the SoC-Mobinet research project.</description><subject>Baseband</subject><subject>Costs</subject><subject>Educational institutions</subject><subject>GSM</subject><subject>Integrated circuit packaging</subject><subject>Integrated circuit technology</subject><subject>Production</subject><subject>Silicon</subject><subject>Space technology</subject><subject>Transceivers</subject><isbn>0780385586</isbn><isbn>9780780385580</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2004</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tKw0AUQAdEUGt_QDf5gcR7M6877iSoLVS6iK7LTOamjsREMkHw7xXs2ZzdgSPEDUKFCO5u27b7pqoBVIUKEbU9E1dgCSRpTeZCrHP-gD-kM9LJS6HaqSlfppBGXu6LME8-Bj_GYpn9mDtO3zwXkXM6jkX37oeBxyPna3He-yHz-uSVeHt6fG025W7_vG0edmVCq5fS6Jo0M5EnZaxEjdYFBdZBNMH1oLAP6GXnqCOEWAcJpicMHUHNqKNcidv_bmLmw9ecPv38cziNyV_v30Jz</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Dielacher, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2004</creationdate><title>SoC-Mobinet: broadband transceiver design challenges</title><author>Dielacher, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-65285ee88a8467315179b40790d6b9f041fb1a3c98c810d2b306f81bc802e15d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Baseband</topic><topic>Costs</topic><topic>Educational institutions</topic><topic>GSM</topic><topic>Integrated circuit packaging</topic><topic>Integrated circuit technology</topic><topic>Production</topic><topic>Silicon</topic><topic>Space technology</topic><topic>Transceivers</topic><toplevel>online_resources</toplevel><creatorcontrib>Dielacher, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Dielacher, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>SoC-Mobinet: broadband transceiver design challenges</atitle><btitle>2004 International Symposium on System-on-Chip, 2004. Proceedings</btitle><stitle>ISSOC</stitle><date>2004</date><risdate>2004</risdate><spage>93</spage><pages>93-</pages><isbn>0780385586</isbn><isbn>9780780385580</isbn><abstract>Summary form only given. Decreasing feature size and increasing system complexity enables to map complex systems onto one die (SoC - system on chip) or into one package (SiP - system in package). This reduces development, production and packaging costs of the integrated circuit, increases integration density of the customer products by consuming less board space and optimizes the bill of material by reducing the number of external components. This paper looks at the design challenges posed by broadband transceiver design, including hardware/software reuse, validation and verification effort, and platform design, using the context of the SoC-Mobinet research project.</abstract><pub>IEEE</pub><doi>10.1109/ISSOC.2004.1411157</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0780385586
ispartof 2004 International Symposium on System-on-Chip, 2004. Proceedings, 2004, p.93
issn
language eng
recordid cdi_ieee_primary_1411157
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Baseband
Costs
Educational institutions
GSM
Integrated circuit packaging
Integrated circuit technology
Production
Silicon
Space technology
Transceivers
title SoC-Mobinet: broadband transceiver design challenges
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T07%3A37%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=SoC-Mobinet:%20broadband%20transceiver%20design%20challenges&rft.btitle=2004%20International%20Symposium%20on%20System-on-Chip,%202004.%20Proceedings&rft.au=Dielacher,%20F.&rft.date=2004&rft.spage=93&rft.pages=93-&rft.isbn=0780385586&rft.isbn_list=9780780385580&rft_id=info:doi/10.1109/ISSOC.2004.1411157&rft_dat=%3Cieee_6IE%3E1411157%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1411157&rfr_iscdi=true