On configuring scan trees to reduce scan shifts based on a circuit structure
In this paper, a new method for reducing test application time of sequential circuits with scan design is proposed. Scan design is one of most popular design for testability techniques. To reduce scan shifts required to provide the scan pattern, a fully testable scan tree configuration is proposed....
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 274 |
|---|---|
| container_issue | |
| container_start_page | 269 |
| container_title | |
| container_volume | |
| creator | Yotsuyanagi, H. Kuchii, T. Nishikawa, S. Hashizume, M. Kinoshita, K. |
| description | In this paper, a new method for reducing test application time of sequential circuits with scan design is proposed. Scan design is one of most popular design for testability techniques. To reduce scan shifts required to provide the scan pattern, a fully testable scan tree configuration is proposed. The method can configure scan trees before generating test vectors without degrading fault coverage by considering a circuit structure. In a fully testable scan tree, flip-flops are placed in parallel in case that they have no overlap in the set of the outputs connected from them. To reduce much scan shifts, a folding scan tree, which is configured based on a fully testable scan tree by placing more flip-flops in parallel, is also configured. Moreover, a scan tree configuration considering scan-out operation is also presented. Experimental results for benchmark circuits are shown. |
| doi_str_mv | 10.1109/DELTA.2004.10014 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1409851</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1409851</ieee_id><sourcerecordid>1409851</sourcerecordid><originalsourceid>FETCH-LOGICAL-i173t-8b28e3e56ffc3e4e779dc9649160f6d22086dbfc3a2cbf431abc91811f0c98e3</originalsourceid><addsrcrecordid>eNotjjFrwzAUhAWl0JJ6L2TRH7D7niXL0hjStA0YsngPsvyUqLR2keSh_76G9JaD-7jjGHtGqBDBvLweun5X1QCyQgCUd6wwrYZWmaYGjfDAipQ-YZUwUgI-su40cTdPPlyWGKYLT85OPEeixPPMI42Lo1uYrsHnxAebaOTzxC13IbolZJ5yXFxeIj2xe2-_EhX_vmH926Hff5Td6f2433VlwFbkUg-1JkGN8t4JktS2ZnRGSYMKvBrr9aoah5XZ2g1eCrSDM6gRPTizNjdse5sNRHT-ieHbxt8zSjC6QfEHGFJMiA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>On configuring scan trees to reduce scan shifts based on a circuit structure</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Yotsuyanagi, H. ; Kuchii, T. ; Nishikawa, S. ; Hashizume, M. ; Kinoshita, K.</creator><creatorcontrib>Yotsuyanagi, H. ; Kuchii, T. ; Nishikawa, S. ; Hashizume, M. ; Kinoshita, K.</creatorcontrib><description>In this paper, a new method for reducing test application time of sequential circuits with scan design is proposed. Scan design is one of most popular design for testability techniques. To reduce scan shifts required to provide the scan pattern, a fully testable scan tree configuration is proposed. The method can configure scan trees before generating test vectors without degrading fault coverage by considering a circuit structure. In a fully testable scan tree, flip-flops are placed in parallel in case that they have no overlap in the set of the outputs connected from them. To reduce much scan shifts, a folding scan tree, which is configured based on a fully testable scan tree by placing more flip-flops in parallel, is also configured. Moreover, a scan tree configuration considering scan-out operation is also presented. Experimental results for benchmark circuits are shown.</description><identifier>ISBN: 9780769520810</identifier><identifier>ISBN: 0769520812</identifier><identifier>DOI: 10.1109/DELTA.2004.10014</identifier><language>eng</language><publisher>IEEE</publisher><subject>Benchmark testing ; Circuit faults ; Circuit testing ; Degradation ; Design engineering ; Design for testability ; Electronic equipment testing ; Flip-flops ; Sequential analysis ; Sequential circuits</subject><ispartof>Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications, 2004, p.269-274</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1409851$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1409851$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yotsuyanagi, H.</creatorcontrib><creatorcontrib>Kuchii, T.</creatorcontrib><creatorcontrib>Nishikawa, S.</creatorcontrib><creatorcontrib>Hashizume, M.</creatorcontrib><creatorcontrib>Kinoshita, K.</creatorcontrib><title>On configuring scan trees to reduce scan shifts based on a circuit structure</title><title>Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications</title><addtitle>DELTA</addtitle><description>In this paper, a new method for reducing test application time of sequential circuits with scan design is proposed. Scan design is one of most popular design for testability techniques. To reduce scan shifts required to provide the scan pattern, a fully testable scan tree configuration is proposed. The method can configure scan trees before generating test vectors without degrading fault coverage by considering a circuit structure. In a fully testable scan tree, flip-flops are placed in parallel in case that they have no overlap in the set of the outputs connected from them. To reduce much scan shifts, a folding scan tree, which is configured based on a fully testable scan tree by placing more flip-flops in parallel, is also configured. Moreover, a scan tree configuration considering scan-out operation is also presented. Experimental results for benchmark circuits are shown.</description><subject>Benchmark testing</subject><subject>Circuit faults</subject><subject>Circuit testing</subject><subject>Degradation</subject><subject>Design engineering</subject><subject>Design for testability</subject><subject>Electronic equipment testing</subject><subject>Flip-flops</subject><subject>Sequential analysis</subject><subject>Sequential circuits</subject><isbn>9780769520810</isbn><isbn>0769520812</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2004</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjjFrwzAUhAWl0JJ6L2TRH7D7niXL0hjStA0YsngPsvyUqLR2keSh_76G9JaD-7jjGHtGqBDBvLweun5X1QCyQgCUd6wwrYZWmaYGjfDAipQ-YZUwUgI-su40cTdPPlyWGKYLT85OPEeixPPMI42Lo1uYrsHnxAebaOTzxC13IbolZJ5yXFxeIj2xe2-_EhX_vmH926Hff5Td6f2433VlwFbkUg-1JkGN8t4JktS2ZnRGSYMKvBrr9aoah5XZ2g1eCrSDM6gRPTizNjdse5sNRHT-ieHbxt8zSjC6QfEHGFJMiA</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Yotsuyanagi, H.</creator><creator>Kuchii, T.</creator><creator>Nishikawa, S.</creator><creator>Hashizume, M.</creator><creator>Kinoshita, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2004</creationdate><title>On configuring scan trees to reduce scan shifts based on a circuit structure</title><author>Yotsuyanagi, H. ; Kuchii, T. ; Nishikawa, S. ; Hashizume, M. ; Kinoshita, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i173t-8b28e3e56ffc3e4e779dc9649160f6d22086dbfc3a2cbf431abc91811f0c98e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Benchmark testing</topic><topic>Circuit faults</topic><topic>Circuit testing</topic><topic>Degradation</topic><topic>Design engineering</topic><topic>Design for testability</topic><topic>Electronic equipment testing</topic><topic>Flip-flops</topic><topic>Sequential analysis</topic><topic>Sequential circuits</topic><toplevel>online_resources</toplevel><creatorcontrib>Yotsuyanagi, H.</creatorcontrib><creatorcontrib>Kuchii, T.</creatorcontrib><creatorcontrib>Nishikawa, S.</creatorcontrib><creatorcontrib>Hashizume, M.</creatorcontrib><creatorcontrib>Kinoshita, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yotsuyanagi, H.</au><au>Kuchii, T.</au><au>Nishikawa, S.</au><au>Hashizume, M.</au><au>Kinoshita, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>On configuring scan trees to reduce scan shifts based on a circuit structure</atitle><btitle>Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications</btitle><stitle>DELTA</stitle><date>2004</date><risdate>2004</risdate><spage>269</spage><epage>274</epage><pages>269-274</pages><isbn>9780769520810</isbn><isbn>0769520812</isbn><abstract>In this paper, a new method for reducing test application time of sequential circuits with scan design is proposed. Scan design is one of most popular design for testability techniques. To reduce scan shifts required to provide the scan pattern, a fully testable scan tree configuration is proposed. The method can configure scan trees before generating test vectors without degrading fault coverage by considering a circuit structure. In a fully testable scan tree, flip-flops are placed in parallel in case that they have no overlap in the set of the outputs connected from them. To reduce much scan shifts, a folding scan tree, which is configured based on a fully testable scan tree by placing more flip-flops in parallel, is also configured. Moreover, a scan tree configuration considering scan-out operation is also presented. Experimental results for benchmark circuits are shown.</abstract><pub>IEEE</pub><doi>10.1109/DELTA.2004.10014</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9780769520810 |
| ispartof | Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications, 2004, p.269-274 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_1409851 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Benchmark testing Circuit faults Circuit testing Degradation Design engineering Design for testability Electronic equipment testing Flip-flops Sequential analysis Sequential circuits |
| title | On configuring scan trees to reduce scan shifts based on a circuit structure |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T09%3A13%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=On%20configuring%20scan%20trees%20to%20reduce%20scan%20shifts%20based%20on%20a%20circuit%20structure&rft.btitle=Proceedings.%20DELTA%202004.%20Second%20IEEE%20International%20Workshop%20on%20Electronic%20Design,%20Test%20and%20Applications&rft.au=Yotsuyanagi,%20H.&rft.date=2004&rft.spage=269&rft.epage=274&rft.pages=269-274&rft.isbn=9780769520810&rft.isbn_list=0769520812&rft_id=info:doi/10.1109/DELTA.2004.10014&rft_dat=%3Cieee_6IE%3E1409851%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1409851&rfr_iscdi=true |