Evaluating and comparing simulation verification vs. formal verification approach on block level design

Logic design has become very complex in term of logic functionality. System-on-chip (SOC) designs are an integration of multiple modules and cores. In many cases, SOC integration is a result of integrating a few chips together. Each piece (module or core) must be verified separately (stand alone) pr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Segev, E., Goldshlager, S., Miller, H., Shua, O., Sher, O., Greenberg, S.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 518
container_issue
container_start_page 515
container_title
container_volume
creator Segev, E.
Goldshlager, S.
Miller, H.
Shua, O.
Sher, O.
Greenberg, S.
description Logic design has become very complex in term of logic functionality. System-on-chip (SOC) designs are an integration of multiple modules and cores. In many cases, SOC integration is a result of integrating a few chips together. Each piece (module or core) must be verified separately (stand alone) prior to chip level verification. Standalone logic verification of the design is one of the most important steps in the overall design effort. Following the increase of the amount of functionality at each module, the logic verification effort has become a very resource-consuming task. Two logic verification methods are commonly used when verifying a SOC, simulation based verification and formal based verification. The two methods are explored and compared with respect to the time required for setup and running the environment, ease of debugging the reported failures, power, coverage and confidence level. Our main goal is to establish criteria for optimal use of simulation based verification and formal based verification and implement both methods on a block for a PCMCIA interface card. We have derived important conclusions concerning the matching of these methods for the verification of blocks of a similar type.
doi_str_mv 10.1109/ICECS.2004.1399731
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1399731</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1399731</ieee_id><sourcerecordid>1399731</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-7f8e0a4b40e64a8efd52f2ec2d6603e1a101d8a4db5fe8265bb6316e96a396783</originalsourceid><addsrcrecordid>eNpVUMtKxDAUDYigjP0B3eQHWpMmzWMpperAgAt1Pdw2NzWaPmhnCv69FbvxcOCeB9zFIeSWs4xzZu_3ZVW-ZjljMuPCWi34BUmsNmylMJoX-ook8_zJVggrlbLXpK0WiGc4hb6l0DvaDN0I06-bQ3eOazH0dMEp-NBsZs6oH6YO4v8cxnEaoPmgq67j0HzRiAtG6nAObX9DLj3EGZPt7sj7Y_VWPqeHl6d9-XBIA9fFKdXeIANZS4ZKgkHvitzn2OROKSaQA2fcGZCuLjyaXBV1rQRXaBUIq7QRO3L39zcg4nGcQgfT93GbQ_wA0R1YEA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Evaluating and comparing simulation verification vs. formal verification approach on block level design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Segev, E. ; Goldshlager, S. ; Miller, H. ; Shua, O. ; Sher, O. ; Greenberg, S.</creator><creatorcontrib>Segev, E. ; Goldshlager, S. ; Miller, H. ; Shua, O. ; Sher, O. ; Greenberg, S.</creatorcontrib><description>Logic design has become very complex in term of logic functionality. System-on-chip (SOC) designs are an integration of multiple modules and cores. In many cases, SOC integration is a result of integrating a few chips together. Each piece (module or core) must be verified separately (stand alone) prior to chip level verification. Standalone logic verification of the design is one of the most important steps in the overall design effort. Following the increase of the amount of functionality at each module, the logic verification effort has become a very resource-consuming task. Two logic verification methods are commonly used when verifying a SOC, simulation based verification and formal based verification. The two methods are explored and compared with respect to the time required for setup and running the environment, ease of debugging the reported failures, power, coverage and confidence level. Our main goal is to establish criteria for optimal use of simulation based verification and formal based verification and implement both methods on a block for a PCMCIA interface card. We have derived important conclusions concerning the matching of these methods for the verification of blocks of a similar type.</description><identifier>ISBN: 9780780387157</identifier><identifier>ISBN: 0780387155</identifier><identifier>DOI: 10.1109/ICECS.2004.1399731</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computational modeling ; Computer bugs ; Debugging ; Design engineering ; Formal verification ; Hardware ; Logic design ; Microcomputers ; System-on-a-chip ; Systems engineering and theory</subject><ispartof>Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004, 2004, p.515-518</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1399731$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1399731$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Segev, E.</creatorcontrib><creatorcontrib>Goldshlager, S.</creatorcontrib><creatorcontrib>Miller, H.</creatorcontrib><creatorcontrib>Shua, O.</creatorcontrib><creatorcontrib>Sher, O.</creatorcontrib><creatorcontrib>Greenberg, S.</creatorcontrib><title>Evaluating and comparing simulation verification vs. formal verification approach on block level design</title><title>Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004</title><addtitle>ICECS</addtitle><description>Logic design has become very complex in term of logic functionality. System-on-chip (SOC) designs are an integration of multiple modules and cores. In many cases, SOC integration is a result of integrating a few chips together. Each piece (module or core) must be verified separately (stand alone) prior to chip level verification. Standalone logic verification of the design is one of the most important steps in the overall design effort. Following the increase of the amount of functionality at each module, the logic verification effort has become a very resource-consuming task. Two logic verification methods are commonly used when verifying a SOC, simulation based verification and formal based verification. The two methods are explored and compared with respect to the time required for setup and running the environment, ease of debugging the reported failures, power, coverage and confidence level. Our main goal is to establish criteria for optimal use of simulation based verification and formal based verification and implement both methods on a block for a PCMCIA interface card. We have derived important conclusions concerning the matching of these methods for the verification of blocks of a similar type.</description><subject>Computational modeling</subject><subject>Computer bugs</subject><subject>Debugging</subject><subject>Design engineering</subject><subject>Formal verification</subject><subject>Hardware</subject><subject>Logic design</subject><subject>Microcomputers</subject><subject>System-on-a-chip</subject><subject>Systems engineering and theory</subject><isbn>9780780387157</isbn><isbn>0780387155</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2004</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpVUMtKxDAUDYigjP0B3eQHWpMmzWMpperAgAt1Pdw2NzWaPmhnCv69FbvxcOCeB9zFIeSWs4xzZu_3ZVW-ZjljMuPCWi34BUmsNmylMJoX-ook8_zJVggrlbLXpK0WiGc4hb6l0DvaDN0I06-bQ3eOazH0dMEp-NBsZs6oH6YO4v8cxnEaoPmgq67j0HzRiAtG6nAObX9DLj3EGZPt7sj7Y_VWPqeHl6d9-XBIA9fFKdXeIANZS4ZKgkHvitzn2OROKSaQA2fcGZCuLjyaXBV1rQRXaBUIq7QRO3L39zcg4nGcQgfT93GbQ_wA0R1YEA</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Segev, E.</creator><creator>Goldshlager, S.</creator><creator>Miller, H.</creator><creator>Shua, O.</creator><creator>Sher, O.</creator><creator>Greenberg, S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2004</creationdate><title>Evaluating and comparing simulation verification vs. formal verification approach on block level design</title><author>Segev, E. ; Goldshlager, S. ; Miller, H. ; Shua, O. ; Sher, O. ; Greenberg, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-7f8e0a4b40e64a8efd52f2ec2d6603e1a101d8a4db5fe8265bb6316e96a396783</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Computational modeling</topic><topic>Computer bugs</topic><topic>Debugging</topic><topic>Design engineering</topic><topic>Formal verification</topic><topic>Hardware</topic><topic>Logic design</topic><topic>Microcomputers</topic><topic>System-on-a-chip</topic><topic>Systems engineering and theory</topic><toplevel>online_resources</toplevel><creatorcontrib>Segev, E.</creatorcontrib><creatorcontrib>Goldshlager, S.</creatorcontrib><creatorcontrib>Miller, H.</creatorcontrib><creatorcontrib>Shua, O.</creatorcontrib><creatorcontrib>Sher, O.</creatorcontrib><creatorcontrib>Greenberg, S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Segev, E.</au><au>Goldshlager, S.</au><au>Miller, H.</au><au>Shua, O.</au><au>Sher, O.</au><au>Greenberg, S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Evaluating and comparing simulation verification vs. formal verification approach on block level design</atitle><btitle>Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004</btitle><stitle>ICECS</stitle><date>2004</date><risdate>2004</risdate><spage>515</spage><epage>518</epage><pages>515-518</pages><isbn>9780780387157</isbn><isbn>0780387155</isbn><abstract>Logic design has become very complex in term of logic functionality. System-on-chip (SOC) designs are an integration of multiple modules and cores. In many cases, SOC integration is a result of integrating a few chips together. Each piece (module or core) must be verified separately (stand alone) prior to chip level verification. Standalone logic verification of the design is one of the most important steps in the overall design effort. Following the increase of the amount of functionality at each module, the logic verification effort has become a very resource-consuming task. Two logic verification methods are commonly used when verifying a SOC, simulation based verification and formal based verification. The two methods are explored and compared with respect to the time required for setup and running the environment, ease of debugging the reported failures, power, coverage and confidence level. Our main goal is to establish criteria for optimal use of simulation based verification and formal based verification and implement both methods on a block for a PCMCIA interface card. We have derived important conclusions concerning the matching of these methods for the verification of blocks of a similar type.</abstract><pub>IEEE</pub><doi>10.1109/ICECS.2004.1399731</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780780387157
ispartof Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004, 2004, p.515-518
issn
language eng
recordid cdi_ieee_primary_1399731
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Computational modeling
Computer bugs
Debugging
Design engineering
Formal verification
Hardware
Logic design
Microcomputers
System-on-a-chip
Systems engineering and theory
title Evaluating and comparing simulation verification vs. formal verification approach on block level design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T17%3A57%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Evaluating%20and%20comparing%20simulation%20verification%20vs.%20formal%20verification%20approach%20on%20block%20level%20design&rft.btitle=Proceedings%20of%20the%202004%2011th%20IEEE%20International%20Conference%20on%20Electronics,%20Circuits%20and%20Systems,%202004.%20ICECS%202004&rft.au=Segev,%20E.&rft.date=2004&rft.spage=515&rft.epage=518&rft.pages=515-518&rft.isbn=9780780387157&rft.isbn_list=0780387155&rft_id=info:doi/10.1109/ICECS.2004.1399731&rft_dat=%3Cieee_6IE%3E1399731%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1399731&rfr_iscdi=true