Experimental validation of crosstalk simulations for on-chip interconnects using S-parameters
Since the design of advanced microprocessors is based on simulation tools, accurate assessments of the amount of crosstalk noise are of paramount importance to avoid logic failures and less-than-optimal designs. With increasing clock frequencies, inductive effects become more important, and the vali...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on advanced packaging 2005-02, Vol.28 (1), p.57-62 |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 62 |
---|---|
container_issue | 1 |
container_start_page | 57 |
container_title | IEEE transactions on advanced packaging |
container_volume | 28 |
creator | Kobrinsky, M.J. Chakravarty, S. Jiao, D. Harmes, M.C. List, S. Mazumder, M. |
description | Since the design of advanced microprocessors is based on simulation tools, accurate assessments of the amount of crosstalk noise are of paramount importance to avoid logic failures and less-than-optimal designs. With increasing clock frequencies, inductive effects become more important, and the validity of assumptions commonly used in simulation tools and approaches is unclear. We compared accurate experimental S-parameters with results derived from both magneto-quasi-static and full-wave simulation tools for simple crosstalk structures with various capacitive and inductive couplings, in the presence of parallel and orthogonal conductors. Our validation approach made possible the identification of the strengths and weaknesses of both tools as a function of frequency, which provides useful guidance to designers who have to balance the tradeoffs between accuracy and computation expenses for a large variety of cases |
doi_str_mv | 10.1109/TADVP.2004.841672 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_1391067</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1391067</ieee_id><sourcerecordid>2361577671</sourcerecordid><originalsourceid>FETCH-LOGICAL-c416t-710c988b6916ef250ce763cbeff27a7c8eb877db9911d94a1632c00e9a4c66323</originalsourceid><addsrcrecordid>eNqFkU1P3DAQhqMKpC7QH1D1YlUqPWU7dhJ_HFdACxISSAVuleX1ToqXrB3sBNF_X--HhMQBTh7NPPOOZ96i-ExhSimoHzez07vrKQOop7KmXLAPxYQ2jSiVkrC3jhktq4pVH4uDlJYAtJY1mxR_zp57jG6FfjAdeTKdW5jBBU9CS2wMKeX0A0luNXabfCJtiCT40t67njg_YLTBe7RDImNy_i_5XfYmmhXmSjoq9lvTJfy0ew-L259nNyfn5eXVr4uT2WVp81-HUlCwSso5V5RjyxqwKHhl59i2TBhhJc6lEIu5UpQuVG0or5gFQGVqy3NcHRbft7p9DI8jpkGvXLLYdcZjGJOWijNgoGQmj98kmRJN04B6H5QUsixk8OsrcBnG6PO6WuaFgKuGZ4huoc1NI7a6z0c38Z-moNcG6o2Bem2g3hqYe77thE2ypmuj8dall0ZeSwDWZO7LlnOI-FKu1rNF9R_P8KRW</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>869106956</pqid></control><display><type>article</type><title>Experimental validation of crosstalk simulations for on-chip interconnects using S-parameters</title><source>IEEE Electronic Library (IEL)</source><creator>Kobrinsky, M.J. ; Chakravarty, S. ; Jiao, D. ; Harmes, M.C. ; List, S. ; Mazumder, M.</creator><creatorcontrib>Kobrinsky, M.J. ; Chakravarty, S. ; Jiao, D. ; Harmes, M.C. ; List, S. ; Mazumder, M.</creatorcontrib><description>Since the design of advanced microprocessors is based on simulation tools, accurate assessments of the amount of crosstalk noise are of paramount importance to avoid logic failures and less-than-optimal designs. With increasing clock frequencies, inductive effects become more important, and the validity of assumptions commonly used in simulation tools and approaches is unclear. We compared accurate experimental S-parameters with results derived from both magneto-quasi-static and full-wave simulation tools for simple crosstalk structures with various capacitive and inductive couplings, in the presence of parallel and orthogonal conductors. Our validation approach made possible the identification of the strengths and weaknesses of both tools as a function of frequency, which provides useful guidance to designers who have to balance the tradeoffs between accuracy and computation expenses for a large variety of cases</description><identifier>ISSN: 1521-3323</identifier><identifier>EISSN: 1557-9980</identifier><identifier>DOI: 10.1109/TADVP.2004.841672</identifier><identifier>CODEN: ITAPFZ</identifier><language>eng</language><publisher>Piscataway, NY: IEEE</publisher><subject>Applied sciences ; Assessments ; Clocks ; Computer programs ; Computer simulation ; Conductors ; Crosstalk ; Design. Technologies. Operation analysis. Testing ; Electronics ; Exact sciences and technology ; Expenses ; Failure ; Frequency ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Interconnects ; Logic ; Logic design ; Mathematical analysis ; Microprocessors ; Noise measurement ; on-chip ; S-parameters ; Scattering parameters ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; signal integrity ; Testing ; validation ; Wires</subject><ispartof>IEEE transactions on advanced packaging, 2005-02, Vol.28 (1), p.57-62</ispartof><rights>2005 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2005</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c416t-710c988b6916ef250ce763cbeff27a7c8eb877db9911d94a1632c00e9a4c66323</citedby><cites>FETCH-LOGICAL-c416t-710c988b6916ef250ce763cbeff27a7c8eb877db9911d94a1632c00e9a4c66323</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1391067$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,780,784,789,790,796,23930,23931,25140,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1391067$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=16480025$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Kobrinsky, M.J.</creatorcontrib><creatorcontrib>Chakravarty, S.</creatorcontrib><creatorcontrib>Jiao, D.</creatorcontrib><creatorcontrib>Harmes, M.C.</creatorcontrib><creatorcontrib>List, S.</creatorcontrib><creatorcontrib>Mazumder, M.</creatorcontrib><title>Experimental validation of crosstalk simulations for on-chip interconnects using S-parameters</title><title>IEEE transactions on advanced packaging</title><addtitle>TADVP</addtitle><description>Since the design of advanced microprocessors is based on simulation tools, accurate assessments of the amount of crosstalk noise are of paramount importance to avoid logic failures and less-than-optimal designs. With increasing clock frequencies, inductive effects become more important, and the validity of assumptions commonly used in simulation tools and approaches is unclear. We compared accurate experimental S-parameters with results derived from both magneto-quasi-static and full-wave simulation tools for simple crosstalk structures with various capacitive and inductive couplings, in the presence of parallel and orthogonal conductors. Our validation approach made possible the identification of the strengths and weaknesses of both tools as a function of frequency, which provides useful guidance to designers who have to balance the tradeoffs between accuracy and computation expenses for a large variety of cases</description><subject>Applied sciences</subject><subject>Assessments</subject><subject>Clocks</subject><subject>Computer programs</subject><subject>Computer simulation</subject><subject>Conductors</subject><subject>Crosstalk</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Expenses</subject><subject>Failure</subject><subject>Frequency</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Interconnects</subject><subject>Logic</subject><subject>Logic design</subject><subject>Mathematical analysis</subject><subject>Microprocessors</subject><subject>Noise measurement</subject><subject>on-chip</subject><subject>S-parameters</subject><subject>Scattering parameters</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>signal integrity</subject><subject>Testing</subject><subject>validation</subject><subject>Wires</subject><issn>1521-3323</issn><issn>1557-9980</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqFkU1P3DAQhqMKpC7QH1D1YlUqPWU7dhJ_HFdACxISSAVuleX1ToqXrB3sBNF_X--HhMQBTh7NPPOOZ96i-ExhSimoHzez07vrKQOop7KmXLAPxYQ2jSiVkrC3jhktq4pVH4uDlJYAtJY1mxR_zp57jG6FfjAdeTKdW5jBBU9CS2wMKeX0A0luNXabfCJtiCT40t67njg_YLTBe7RDImNy_i_5XfYmmhXmSjoq9lvTJfy0ew-L259nNyfn5eXVr4uT2WVp81-HUlCwSso5V5RjyxqwKHhl59i2TBhhJc6lEIu5UpQuVG0or5gFQGVqy3NcHRbft7p9DI8jpkGvXLLYdcZjGJOWijNgoGQmj98kmRJN04B6H5QUsixk8OsrcBnG6PO6WuaFgKuGZ4huoc1NI7a6z0c38Z-moNcG6o2Bem2g3hqYe77thE2ypmuj8dall0ZeSwDWZO7LlnOI-FKu1rNF9R_P8KRW</recordid><startdate>20050201</startdate><enddate>20050201</enddate><creator>Kobrinsky, M.J.</creator><creator>Chakravarty, S.</creator><creator>Jiao, D.</creator><creator>Harmes, M.C.</creator><creator>List, S.</creator><creator>Mazumder, M.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>H8D</scope><scope>L7M</scope><scope>7TB</scope><scope>FR3</scope><scope>F28</scope><scope>KR7</scope></search><sort><creationdate>20050201</creationdate><title>Experimental validation of crosstalk simulations for on-chip interconnects using S-parameters</title><author>Kobrinsky, M.J. ; Chakravarty, S. ; Jiao, D. ; Harmes, M.C. ; List, S. ; Mazumder, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c416t-710c988b6916ef250ce763cbeff27a7c8eb877db9911d94a1632c00e9a4c66323</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Applied sciences</topic><topic>Assessments</topic><topic>Clocks</topic><topic>Computer programs</topic><topic>Computer simulation</topic><topic>Conductors</topic><topic>Crosstalk</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Expenses</topic><topic>Failure</topic><topic>Frequency</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Interconnects</topic><topic>Logic</topic><topic>Logic design</topic><topic>Mathematical analysis</topic><topic>Microprocessors</topic><topic>Noise measurement</topic><topic>on-chip</topic><topic>S-parameters</topic><topic>Scattering parameters</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>signal integrity</topic><topic>Testing</topic><topic>validation</topic><topic>Wires</topic><toplevel>online_resources</toplevel><creatorcontrib>Kobrinsky, M.J.</creatorcontrib><creatorcontrib>Chakravarty, S.</creatorcontrib><creatorcontrib>Jiao, D.</creatorcontrib><creatorcontrib>Harmes, M.C.</creatorcontrib><creatorcontrib>List, S.</creatorcontrib><creatorcontrib>Mazumder, M.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998–Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Aerospace Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Mechanical & Transportation Engineering Abstracts</collection><collection>Engineering Research Database</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Civil Engineering Abstracts</collection><jtitle>IEEE transactions on advanced packaging</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kobrinsky, M.J.</au><au>Chakravarty, S.</au><au>Jiao, D.</au><au>Harmes, M.C.</au><au>List, S.</au><au>Mazumder, M.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Experimental validation of crosstalk simulations for on-chip interconnects using S-parameters</atitle><jtitle>IEEE transactions on advanced packaging</jtitle><stitle>TADVP</stitle><date>2005-02-01</date><risdate>2005</risdate><volume>28</volume><issue>1</issue><spage>57</spage><epage>62</epage><pages>57-62</pages><issn>1521-3323</issn><eissn>1557-9980</eissn><coden>ITAPFZ</coden><abstract>Since the design of advanced microprocessors is based on simulation tools, accurate assessments of the amount of crosstalk noise are of paramount importance to avoid logic failures and less-than-optimal designs. With increasing clock frequencies, inductive effects become more important, and the validity of assumptions commonly used in simulation tools and approaches is unclear. We compared accurate experimental S-parameters with results derived from both magneto-quasi-static and full-wave simulation tools for simple crosstalk structures with various capacitive and inductive couplings, in the presence of parallel and orthogonal conductors. Our validation approach made possible the identification of the strengths and weaknesses of both tools as a function of frequency, which provides useful guidance to designers who have to balance the tradeoffs between accuracy and computation expenses for a large variety of cases</abstract><cop>Piscataway, NY</cop><pub>IEEE</pub><doi>10.1109/TADVP.2004.841672</doi><tpages>6</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1521-3323 |
ispartof | IEEE transactions on advanced packaging, 2005-02, Vol.28 (1), p.57-62 |
issn | 1521-3323 1557-9980 |
language | eng |
recordid | cdi_ieee_primary_1391067 |
source | IEEE Electronic Library (IEL) |
subjects | Applied sciences Assessments Clocks Computer programs Computer simulation Conductors Crosstalk Design. Technologies. Operation analysis. Testing Electronics Exact sciences and technology Expenses Failure Frequency Integrated circuits Integrated circuits by function (including memories and processors) Interconnects Logic Logic design Mathematical analysis Microprocessors Noise measurement on-chip S-parameters Scattering parameters Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices signal integrity Testing validation Wires |
title | Experimental validation of crosstalk simulations for on-chip interconnects using S-parameters |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T15%3A07%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Experimental%20validation%20of%20crosstalk%20simulations%20for%20on-chip%20interconnects%20using%20S-parameters&rft.jtitle=IEEE%20transactions%20on%20advanced%20packaging&rft.au=Kobrinsky,%20M.J.&rft.date=2005-02-01&rft.volume=28&rft.issue=1&rft.spage=57&rft.epage=62&rft.pages=57-62&rft.issn=1521-3323&rft.eissn=1557-9980&rft.coden=ITAPFZ&rft_id=info:doi/10.1109/TADVP.2004.841672&rft_dat=%3Cproquest_RIE%3E2361577671%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=869106956&rft_id=info:pmid/&rft_ieee_id=1391067&rfr_iscdi=true |