Modulator evaluation method in /spl Delta/-/spl Sigma/ fractional-N frequency synthesis
The choice of a /spl Delta/-/spl Sigma/ modulator architecture has a significant impact on the performance of the /spl Delta/-/spl Sigma/ frequency synthesizer. The paper focuses on a modulator design method that allows full modulator and synthesizer characterization. It is shown that the MASH archi...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1178 Vol.2 |
|---|---|
| container_issue | |
| container_start_page | 1174 |
| container_title | |
| container_volume | 2 |
| creator | Borkowski, M.J. Riley, T.A.D. Kostamovaara, J. |
| description | The choice of a /spl Delta/-/spl Sigma/ modulator architecture has a significant impact on the performance of the /spl Delta/-/spl Sigma/ frequency synthesizer. The paper focuses on a modulator design method that allows full modulator and synthesizer characterization. It is shown that the MASH architecture can be designed to maintain a constant, arbitrarily long, output sequence for each input DC value. A modulator designed in such a way spreads the quantization noise over a known, arbitrarily large number of tones within the Nyquist bandwidth. Post modulator filtering is considered as a case study. |
| doi_str_mv | 10.1109/ICCCAS.2004.1346384 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1346384</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1346384</ieee_id><sourcerecordid>1346384</sourcerecordid><originalsourceid>FETCH-ieee_primary_13463843</originalsourceid><addsrcrecordid>eNp9jrsOgkAURDcxJr74Apr9AWBxkUdpUKOFNphYkhu4yJrlIbuY8PeisXaamcmZYggxXWa7LoucUxzH28ReM-bZLvd8HnoTsmBByHjoe0EwI4ZSDzaKRyPbzMnt3OS9BN10FF8ge9CiqWmFumxyKmrqqFbSHUoNjvXNibhX4NCig-wzBWldxoLPHutsoGqodYlKqBWZFiAVGj9fEvOwv8ZHSyBi2naigm5Ifx_5f_oGE-dBiA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Modulator evaluation method in /spl Delta/-/spl Sigma/ fractional-N frequency synthesis</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Borkowski, M.J. ; Riley, T.A.D. ; Kostamovaara, J.</creator><creatorcontrib>Borkowski, M.J. ; Riley, T.A.D. ; Kostamovaara, J.</creatorcontrib><description>The choice of a /spl Delta/-/spl Sigma/ modulator architecture has a significant impact on the performance of the /spl Delta/-/spl Sigma/ frequency synthesizer. The paper focuses on a modulator design method that allows full modulator and synthesizer characterization. It is shown that the MASH architecture can be designed to maintain a constant, arbitrarily long, output sequence for each input DC value. A modulator designed in such a way spreads the quantization noise over a known, arbitrarily large number of tones within the Nyquist bandwidth. Post modulator filtering is considered as a case study.</description><identifier>ISBN: 0780386477</identifier><identifier>ISBN: 9780780386471</identifier><identifier>DOI: 10.1109/ICCCAS.2004.1346384</identifier><language>eng</language><publisher>IEEE</publisher><subject>Delta modulation ; Design methodology ; Feedback loop ; Filtering ; Filters ; Frequency synthesizers ; Multi-stage noise shaping ; Noise shaping ; Phase estimation ; Phase locked loops</subject><ispartof>2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914), 2004, Vol.2, p.1174-1178 Vol.2</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1346384$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1346384$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Borkowski, M.J.</creatorcontrib><creatorcontrib>Riley, T.A.D.</creatorcontrib><creatorcontrib>Kostamovaara, J.</creatorcontrib><title>Modulator evaluation method in /spl Delta/-/spl Sigma/ fractional-N frequency synthesis</title><title>2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914)</title><addtitle>ICCCAS</addtitle><description>The choice of a /spl Delta/-/spl Sigma/ modulator architecture has a significant impact on the performance of the /spl Delta/-/spl Sigma/ frequency synthesizer. The paper focuses on a modulator design method that allows full modulator and synthesizer characterization. It is shown that the MASH architecture can be designed to maintain a constant, arbitrarily long, output sequence for each input DC value. A modulator designed in such a way spreads the quantization noise over a known, arbitrarily large number of tones within the Nyquist bandwidth. Post modulator filtering is considered as a case study.</description><subject>Delta modulation</subject><subject>Design methodology</subject><subject>Feedback loop</subject><subject>Filtering</subject><subject>Filters</subject><subject>Frequency synthesizers</subject><subject>Multi-stage noise shaping</subject><subject>Noise shaping</subject><subject>Phase estimation</subject><subject>Phase locked loops</subject><isbn>0780386477</isbn><isbn>9780780386471</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2004</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9jrsOgkAURDcxJr74Apr9AWBxkUdpUKOFNphYkhu4yJrlIbuY8PeisXaamcmZYggxXWa7LoucUxzH28ReM-bZLvd8HnoTsmBByHjoe0EwI4ZSDzaKRyPbzMnt3OS9BN10FF8ge9CiqWmFumxyKmrqqFbSHUoNjvXNibhX4NCig-wzBWldxoLPHutsoGqodYlKqBWZFiAVGj9fEvOwv8ZHSyBi2naigm5Ifx_5f_oGE-dBiA</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Borkowski, M.J.</creator><creator>Riley, T.A.D.</creator><creator>Kostamovaara, J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2004</creationdate><title>Modulator evaluation method in /spl Delta/-/spl Sigma/ fractional-N frequency synthesis</title><author>Borkowski, M.J. ; Riley, T.A.D. ; Kostamovaara, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_13463843</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Delta modulation</topic><topic>Design methodology</topic><topic>Feedback loop</topic><topic>Filtering</topic><topic>Filters</topic><topic>Frequency synthesizers</topic><topic>Multi-stage noise shaping</topic><topic>Noise shaping</topic><topic>Phase estimation</topic><topic>Phase locked loops</topic><toplevel>online_resources</toplevel><creatorcontrib>Borkowski, M.J.</creatorcontrib><creatorcontrib>Riley, T.A.D.</creatorcontrib><creatorcontrib>Kostamovaara, J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Borkowski, M.J.</au><au>Riley, T.A.D.</au><au>Kostamovaara, J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Modulator evaluation method in /spl Delta/-/spl Sigma/ fractional-N frequency synthesis</atitle><btitle>2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914)</btitle><stitle>ICCCAS</stitle><date>2004</date><risdate>2004</risdate><volume>2</volume><spage>1174</spage><epage>1178 Vol.2</epage><pages>1174-1178 Vol.2</pages><isbn>0780386477</isbn><isbn>9780780386471</isbn><abstract>The choice of a /spl Delta/-/spl Sigma/ modulator architecture has a significant impact on the performance of the /spl Delta/-/spl Sigma/ frequency synthesizer. The paper focuses on a modulator design method that allows full modulator and synthesizer characterization. It is shown that the MASH architecture can be designed to maintain a constant, arbitrarily long, output sequence for each input DC value. A modulator designed in such a way spreads the quantization noise over a known, arbitrarily large number of tones within the Nyquist bandwidth. Post modulator filtering is considered as a case study.</abstract><pub>IEEE</pub><doi>10.1109/ICCCAS.2004.1346384</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0780386477 |
| ispartof | 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914), 2004, Vol.2, p.1174-1178 Vol.2 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_1346384 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Delta modulation Design methodology Feedback loop Filtering Filters Frequency synthesizers Multi-stage noise shaping Noise shaping Phase estimation Phase locked loops |
| title | Modulator evaluation method in /spl Delta/-/spl Sigma/ fractional-N frequency synthesis |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T15%3A38%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Modulator%20evaluation%20method%20in%20/spl%20Delta/-/spl%20Sigma/%20fractional-N%20frequency%20synthesis&rft.btitle=2004%20International%20Conference%20on%20Communications,%20Circuits%20and%20Systems%20(IEEE%20Cat.%20No.04EX914)&rft.au=Borkowski,%20M.J.&rft.date=2004&rft.volume=2&rft.spage=1174&rft.epage=1178%20Vol.2&rft.pages=1174-1178%20Vol.2&rft.isbn=0780386477&rft.isbn_list=9780780386471&rft_id=info:doi/10.1109/ICCCAS.2004.1346384&rft_dat=%3Cieee_6IE%3E1346384%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1346384&rfr_iscdi=true |