An FPGA implementation of 3D affine transformations
3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, Computer Aided Design (CAD) or visualization applications. This paper investigates the suitability of Field Programmable Gate Array (FPGA) devices...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 718 Vol.2 |
|---|---|
| container_issue | |
| container_start_page | 715 |
| container_title | |
| container_volume | 2 |
| creator | Bensaali, F. Amira, A. Uzun, I.S. Ahmedsaid, A. |
| description | 3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, Computer Aided Design (CAD) or visualization applications. This paper investigates the suitability of Field Programmable Gate Array (FPGA) devices as a low cost solution for implementing 3D affine trans formations. A proposed solution based on processing large matrix multiplication has been implemented, for large 3D models, on the RC1000-PP Celoxica board based development platform using Handel-C, a C-like language supporting parallelism, flexible data size and compilation of high-level programs directly into FPGA hardware. |
| doi_str_mv | 10.1109/ICECS.2003.1301885 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1301885</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1301885</ieee_id><sourcerecordid>1301885</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-fd924a3a3282105fd5127fcff2da8fb4858084489241ef934d9ee5fc104d40143</originalsourceid><addsrcrecordid>eNotj8FKw0AURQdEUGt_QDfzA4nvzZtJ3ixDbGuhoKCuy9jMg5FmUpJs_HuL9m7u4lwOXKUeEEpE8E_bdtW-lwaASiRAZnel7qBmIMaK6hu1nKZvOIe8rSq-VdRkvX7bNDr1p2PsY57DnIasB9H0rINIylHPY8iTDGP_x6Z7dS3hOMXlpRfqc736aF-K3etm2za7ImHt5kI6b2ygQIYNgpPOoanlIGK6wPJl2TGwtXxeYRRPtvMxOjkg2M4CWlqox39vijHuT2Pqw_izv_yiX1PqQfY</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An FPGA implementation of 3D affine transformations</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bensaali, F. ; Amira, A. ; Uzun, I.S. ; Ahmedsaid, A.</creator><creatorcontrib>Bensaali, F. ; Amira, A. ; Uzun, I.S. ; Ahmedsaid, A.</creatorcontrib><description>3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, Computer Aided Design (CAD) or visualization applications. This paper investigates the suitability of Field Programmable Gate Array (FPGA) devices as a low cost solution for implementing 3D affine trans formations. A proposed solution based on processing large matrix multiplication has been implemented, for large 3D models, on the RC1000-PP Celoxica board based development platform using Handel-C, a C-like language supporting parallelism, flexible data size and compilation of high-level programs directly into FPGA hardware.</description><identifier>ISBN: 0780381637</identifier><identifier>ISBN: 9780780381636</identifier><identifier>DOI: 10.1109/ICECS.2003.1301885</identifier><language>eng</language><publisher>IEEE</publisher><subject>Acceleration ; Application software ; Computer applications ; Computer graphics ; Computer science ; Costs ; Design automation ; Field programmable gate arrays ; Hardware design languages ; Parallel processing</subject><ispartof>10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003, 2003, Vol.2, p.715-718 Vol.2</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1301885$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1301885$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bensaali, F.</creatorcontrib><creatorcontrib>Amira, A.</creatorcontrib><creatorcontrib>Uzun, I.S.</creatorcontrib><creatorcontrib>Ahmedsaid, A.</creatorcontrib><title>An FPGA implementation of 3D affine transformations</title><title>10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003</title><addtitle>ICECS</addtitle><description>3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, Computer Aided Design (CAD) or visualization applications. This paper investigates the suitability of Field Programmable Gate Array (FPGA) devices as a low cost solution for implementing 3D affine trans formations. A proposed solution based on processing large matrix multiplication has been implemented, for large 3D models, on the RC1000-PP Celoxica board based development platform using Handel-C, a C-like language supporting parallelism, flexible data size and compilation of high-level programs directly into FPGA hardware.</description><subject>Acceleration</subject><subject>Application software</subject><subject>Computer applications</subject><subject>Computer graphics</subject><subject>Computer science</subject><subject>Costs</subject><subject>Design automation</subject><subject>Field programmable gate arrays</subject><subject>Hardware design languages</subject><subject>Parallel processing</subject><isbn>0780381637</isbn><isbn>9780780381636</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2003</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8FKw0AURQdEUGt_QDfzA4nvzZtJ3ixDbGuhoKCuy9jMg5FmUpJs_HuL9m7u4lwOXKUeEEpE8E_bdtW-lwaASiRAZnel7qBmIMaK6hu1nKZvOIe8rSq-VdRkvX7bNDr1p2PsY57DnIasB9H0rINIylHPY8iTDGP_x6Z7dS3hOMXlpRfqc736aF-K3etm2za7ImHt5kI6b2ygQIYNgpPOoanlIGK6wPJl2TGwtXxeYRRPtvMxOjkg2M4CWlqox39vijHuT2Pqw_izv_yiX1PqQfY</recordid><startdate>2003</startdate><enddate>2003</enddate><creator>Bensaali, F.</creator><creator>Amira, A.</creator><creator>Uzun, I.S.</creator><creator>Ahmedsaid, A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2003</creationdate><title>An FPGA implementation of 3D affine transformations</title><author>Bensaali, F. ; Amira, A. ; Uzun, I.S. ; Ahmedsaid, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-fd924a3a3282105fd5127fcff2da8fb4858084489241ef934d9ee5fc104d40143</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Acceleration</topic><topic>Application software</topic><topic>Computer applications</topic><topic>Computer graphics</topic><topic>Computer science</topic><topic>Costs</topic><topic>Design automation</topic><topic>Field programmable gate arrays</topic><topic>Hardware design languages</topic><topic>Parallel processing</topic><toplevel>online_resources</toplevel><creatorcontrib>Bensaali, F.</creatorcontrib><creatorcontrib>Amira, A.</creatorcontrib><creatorcontrib>Uzun, I.S.</creatorcontrib><creatorcontrib>Ahmedsaid, A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bensaali, F.</au><au>Amira, A.</au><au>Uzun, I.S.</au><au>Ahmedsaid, A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An FPGA implementation of 3D affine transformations</atitle><btitle>10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003</btitle><stitle>ICECS</stitle><date>2003</date><risdate>2003</risdate><volume>2</volume><spage>715</spage><epage>718 Vol.2</epage><pages>715-718 Vol.2</pages><isbn>0780381637</isbn><isbn>9780780381636</isbn><abstract>3D graphics performance is increasing faster than any other computing application. Almost all PC systems now include 3D graphics accelerators for games, Computer Aided Design (CAD) or visualization applications. This paper investigates the suitability of Field Programmable Gate Array (FPGA) devices as a low cost solution for implementing 3D affine trans formations. A proposed solution based on processing large matrix multiplication has been implemented, for large 3D models, on the RC1000-PP Celoxica board based development platform using Handel-C, a C-like language supporting parallelism, flexible data size and compilation of high-level programs directly into FPGA hardware.</abstract><pub>IEEE</pub><doi>10.1109/ICECS.2003.1301885</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0780381637 |
| ispartof | 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003, 2003, Vol.2, p.715-718 Vol.2 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_1301885 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Acceleration Application software Computer applications Computer graphics Computer science Costs Design automation Field programmable gate arrays Hardware design languages Parallel processing |
| title | An FPGA implementation of 3D affine transformations |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T15%3A35%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20FPGA%20implementation%20of%203D%20affine%20transformations&rft.btitle=10th%20IEEE%20International%20Conference%20on%20Electronics,%20Circuits%20and%20Systems,%202003.%20ICECS%202003.%20Proceedings%20of%20the%202003&rft.au=Bensaali,%20F.&rft.date=2003&rft.volume=2&rft.spage=715&rft.epage=718%20Vol.2&rft.pages=715-718%20Vol.2&rft.isbn=0780381637&rft.isbn_list=9780780381636&rft_id=info:doi/10.1109/ICECS.2003.1301885&rft_dat=%3Cieee_6IE%3E1301885%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1301885&rfr_iscdi=true |