VL-CDRAM: variable line sized cached DRAMs

VL-CDRAM: variable line sized cached DRAMs

Many of the current memory architectures embed a SRAM cache within the DRAM memory. These architectures exploit a wide internal data bus to transfer an entire DRAM row to the on-memory cache. However, applications exhibit a varying spatial locality across the different DRAM rows that are accessed an...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hegde, A., Vijaykrishnan, N., Mahmut Kandemir, Irwin, M.J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Bandwidth
Delay
Energy consumption
Memory architecture
Permission
Random access memory
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 137
container_issue
container_start_page 132
container_title
container_volume
creator Hegde, A.
Vijaykrishnan, N.
Mahmut Kandemir
Irwin, M.J.
description Many of the current memory architectures embed a SRAM cache within the DRAM memory. These architectures exploit a wide internal data bus to transfer an entire DRAM row to the on-memory cache. However, applications exhibit a varying spatial locality across the different DRAM rows that are accessed and buffering the entire row may be wasteful. In order to adapt to the changing spatial locality, we propose a variable line size cached DRAM (VL-CDRAM) that can buffer portions of an accessed DRAM row. Our evaluation shows that the proposed approach is effective in not only reducing the energy consumption but also in improving the performance across various memory configurations.
doi_str_mv 10.1109/CODESS.2003.1275272
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1275272</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1275272</ieee_id><sourcerecordid>1275272</sourcerecordid><originalsourceid>FETCH-LOGICAL-i173t-6611fccece2559caedcafd5ee7b4965e3c124abfc06e88609c6768fa3ce909513</originalsourceid><addsrcrecordid>eNotj81Kw0AURgeK0FLzBN1kLSTOnf9xV9JqhUjBWrdlcnOHTokiGRH06a3YszmbwwcfYwvgNQD3t812td7tasG5rEFYLayYsMJbB9oBSKuEmLIi5xM_o5SWys7YzWtbNavn5dNd-RXGFLqByiG9U5nTD_UlBjye9Rfka3YVw5CpuHjO9vfrl2ZTtduHx2bZVgms_KyMAYiIhCS09hioxxB7TWQ75Y0miSBU6CJyQ84Z7tFY42KQSJ57DXLOFv-7iYgOH2N6C-P34fJI_gItID-1</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>VL-CDRAM: variable line sized cached DRAMs</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Hegde, A. ; Vijaykrishnan, N. ; Mahmut Kandemir ; Irwin, M.J.</creator><creatorcontrib>Hegde, A. ; Vijaykrishnan, N. ; Mahmut Kandemir ; Irwin, M.J.</creatorcontrib><description>Many of the current memory architectures embed a SRAM cache within the DRAM memory. These architectures exploit a wide internal data bus to transfer an entire DRAM row to the on-memory cache. However, applications exhibit a varying spatial locality across the different DRAM rows that are accessed and buffering the entire row may be wasteful. In order to adapt to the changing spatial locality, we propose a variable line size cached DRAM (VL-CDRAM) that can buffer portions of an accessed DRAM row. Our evaluation shows that the proposed approach is effective in not only reducing the energy consumption but also in improving the performance across various memory configurations.</description><identifier>ISBN: 9781581137422</identifier><identifier>ISBN: 1581137427</identifier><identifier>DOI: 10.1109/CODESS.2003.1275272</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bandwidth ; Delay ; Energy consumption ; Memory architecture ; Permission ; Random access memory</subject><ispartof>First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721), 2003, p.132-137</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1275272$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1275272$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Hegde, A.</creatorcontrib><creatorcontrib>Vijaykrishnan, N.</creatorcontrib><creatorcontrib>Mahmut Kandemir</creatorcontrib><creatorcontrib>Irwin, M.J.</creatorcontrib><title>VL-CDRAM: variable line sized cached DRAMs</title><title>First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721)</title><addtitle>CODESS</addtitle><description>Many of the current memory architectures embed a SRAM cache within the DRAM memory. These architectures exploit a wide internal data bus to transfer an entire DRAM row to the on-memory cache. However, applications exhibit a varying spatial locality across the different DRAM rows that are accessed and buffering the entire row may be wasteful. In order to adapt to the changing spatial locality, we propose a variable line size cached DRAM (VL-CDRAM) that can buffer portions of an accessed DRAM row. Our evaluation shows that the proposed approach is effective in not only reducing the energy consumption but also in improving the performance across various memory configurations.</description><subject>Bandwidth</subject><subject>Delay</subject><subject>Energy consumption</subject><subject>Memory architecture</subject><subject>Permission</subject><subject>Random access memory</subject><isbn>9781581137422</isbn><isbn>1581137427</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2003</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj81Kw0AURgeK0FLzBN1kLSTOnf9xV9JqhUjBWrdlcnOHTokiGRH06a3YszmbwwcfYwvgNQD3t812td7tasG5rEFYLayYsMJbB9oBSKuEmLIi5xM_o5SWys7YzWtbNavn5dNd-RXGFLqByiG9U5nTD_UlBjye9Rfka3YVw5CpuHjO9vfrl2ZTtduHx2bZVgms_KyMAYiIhCS09hioxxB7TWQ75Y0miSBU6CJyQ84Z7tFY42KQSJ57DXLOFv-7iYgOH2N6C-P34fJI_gItID-1</recordid><startdate>2003</startdate><enddate>2003</enddate><creator>Hegde, A.</creator><creator>Vijaykrishnan, N.</creator><creator>Mahmut Kandemir</creator><creator>Irwin, M.J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2003</creationdate><title>VL-CDRAM: variable line sized cached DRAMs</title><author>Hegde, A. ; Vijaykrishnan, N. ; Mahmut Kandemir ; Irwin, M.J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i173t-6611fccece2559caedcafd5ee7b4965e3c124abfc06e88609c6768fa3ce909513</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Bandwidth</topic><topic>Delay</topic><topic>Energy consumption</topic><topic>Memory architecture</topic><topic>Permission</topic><topic>Random access memory</topic><toplevel>online_resources</toplevel><creatorcontrib>Hegde, A.</creatorcontrib><creatorcontrib>Vijaykrishnan, N.</creatorcontrib><creatorcontrib>Mahmut Kandemir</creatorcontrib><creatorcontrib>Irwin, M.J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hegde, A.</au><au>Vijaykrishnan, N.</au><au>Mahmut Kandemir</au><au>Irwin, M.J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>VL-CDRAM: variable line sized cached DRAMs</atitle><btitle>First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721)</btitle><stitle>CODESS</stitle><date>2003</date><risdate>2003</risdate><spage>132</spage><epage>137</epage><pages>132-137</pages><isbn>9781581137422</isbn><isbn>1581137427</isbn><abstract>Many of the current memory architectures embed a SRAM cache within the DRAM memory. These architectures exploit a wide internal data bus to transfer an entire DRAM row to the on-memory cache. However, applications exhibit a varying spatial locality across the different DRAM rows that are accessed and buffering the entire row may be wasteful. In order to adapt to the changing spatial locality, we propose a variable line size cached DRAM (VL-CDRAM) that can buffer portions of an accessed DRAM row. Our evaluation shows that the proposed approach is effective in not only reducing the energy consumption but also in improving the performance across various memory configurations.</abstract><pub>IEEE</pub><doi>10.1109/CODESS.2003.1275272</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781581137422
ispartof First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721), 2003, p.132-137
issn
language eng
recordid cdi_ieee_primary_1275272
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bandwidth
Delay
Energy consumption
Memory architecture
Permission
Random access memory
title VL-CDRAM: variable line sized cached DRAMs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T06%3A03%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=VL-CDRAM:%20variable%20line%20sized%20cached%20DRAMs&rft.btitle=First%20IEEE/ACM/IFIP%20International%20Conference%20on%20Hardware/%20Software%20Codesign%20and%20Systems%20Synthesis%20(IEEE%20Cat.%20No.03TH8721)&rft.au=Hegde,%20A.&rft.date=2003&rft.spage=132&rft.epage=137&rft.pages=132-137&rft.isbn=9781581137422&rft.isbn_list=1581137427&rft_id=info:doi/10.1109/CODESS.2003.1275272&rft_dat=%3Cieee_6IE%3E1275272%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1275272&rfr_iscdi=true