Mappability estimate: a measure of the goodness of a processor-algorithm pair

A quick way of measuring the goodness of a processor-algorithm pair is presented. The main emphasis in this paper is in the reasoning of the mappability factors of a processor and an algorithm. Typical algorithm properties and how they affect the usability of the corresponding architecture character...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kreku, J., Soininen, J.-P.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 122
container_issue
container_start_page 119
container_title
container_volume
creator Kreku, J.
Soininen, J.-P.
description A quick way of measuring the goodness of a processor-algorithm pair is presented. The main emphasis in this paper is in the reasoning of the mappability factors of a processor and an algorithm. Typical algorithm properties and how they affect the usability of the corresponding architecture characteristics are considered. The mappability estimation approach is demonstrated using MiBench benchmark algorithms and the Simplescalar processor simulator with ARM instruction set. The estimation results are consistent with the simulations and the estimates correctly predicted the most suitable architectures for three of the four algorithms.
doi_str_mv 10.1109/ISSOC.2003.1267731
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1267731</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1267731</ieee_id><sourcerecordid>1267731</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-e0c01823a37ae7b1c9ffaa8462fb9198607e562e19aa5aca6b47104ef729e2503</originalsourceid><addsrcrecordid>eNotj8tOwzAURC0hJKD0B2DjH0i4tmM7ZociHpVadVFYVzfhujVKcGSHRf-eIDqb0dkczTB2J6AUAtzDarfbNqUEUKWQxlolLtgN2BpULQzIK7bM-QvmVLrSEq7ZZoPjiG3ow3TilKcw4ESPHPlAmH8S8ej5dCR-iPHzm3L-Y-Rjit0MMRXYH2IK03HgI4Z0yy499pmW516wj5fn9-atWG9fV83TugjC6qkg6EDUUqGySLYVnfMesa6M9K0TrjZgSRtJwiFq7NC0lRVQkbfSkdSgFuz-3xuIaD-meXU67c-P1S-fxEyn</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Mappability estimate: a measure of the goodness of a processor-algorithm pair</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kreku, J. ; Soininen, J.-P.</creator><creatorcontrib>Kreku, J. ; Soininen, J.-P.</creatorcontrib><description>A quick way of measuring the goodness of a processor-algorithm pair is presented. The main emphasis in this paper is in the reasoning of the mappability factors of a processor and an algorithm. Typical algorithm properties and how they affect the usability of the corresponding architecture characteristics are considered. The mappability estimation approach is demonstrated using MiBench benchmark algorithms and the Simplescalar processor simulator with ARM instruction set. The estimation results are consistent with the simulations and the estimates correctly predicted the most suitable architectures for three of the four algorithms.</description><identifier>ISBN: 0780381602</identifier><identifier>ISBN: 9780780381605</identifier><identifier>DOI: 10.1109/ISSOC.2003.1267731</identifier><language>eng</language><publisher>IEEE</publisher><subject>Clocks ; Computational modeling ; Computer architecture ; Computer networks ; Costs ; Information analysis ; Predictive models ; Resource management ; Silicon ; Usability</subject><ispartof>Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748), 2003, p.119-122</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1267731$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,782,786,791,792,2060,4052,4053,27932,54927</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1267731$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kreku, J.</creatorcontrib><creatorcontrib>Soininen, J.-P.</creatorcontrib><title>Mappability estimate: a measure of the goodness of a processor-algorithm pair</title><title>Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)</title><addtitle>ISSOC</addtitle><description>A quick way of measuring the goodness of a processor-algorithm pair is presented. The main emphasis in this paper is in the reasoning of the mappability factors of a processor and an algorithm. Typical algorithm properties and how they affect the usability of the corresponding architecture characteristics are considered. The mappability estimation approach is demonstrated using MiBench benchmark algorithms and the Simplescalar processor simulator with ARM instruction set. The estimation results are consistent with the simulations and the estimates correctly predicted the most suitable architectures for three of the four algorithms.</description><subject>Clocks</subject><subject>Computational modeling</subject><subject>Computer architecture</subject><subject>Computer networks</subject><subject>Costs</subject><subject>Information analysis</subject><subject>Predictive models</subject><subject>Resource management</subject><subject>Silicon</subject><subject>Usability</subject><isbn>0780381602</isbn><isbn>9780780381605</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2003</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tOwzAURC0hJKD0B2DjH0i4tmM7ZociHpVadVFYVzfhujVKcGSHRf-eIDqb0dkczTB2J6AUAtzDarfbNqUEUKWQxlolLtgN2BpULQzIK7bM-QvmVLrSEq7ZZoPjiG3ow3TilKcw4ESPHPlAmH8S8ej5dCR-iPHzm3L-Y-Rjit0MMRXYH2IK03HgI4Z0yy499pmW516wj5fn9-atWG9fV83TugjC6qkg6EDUUqGySLYVnfMesa6M9K0TrjZgSRtJwiFq7NC0lRVQkbfSkdSgFuz-3xuIaD-meXU67c-P1S-fxEyn</recordid><startdate>2003</startdate><enddate>2003</enddate><creator>Kreku, J.</creator><creator>Soininen, J.-P.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2003</creationdate><title>Mappability estimate: a measure of the goodness of a processor-algorithm pair</title><author>Kreku, J. ; Soininen, J.-P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-e0c01823a37ae7b1c9ffaa8462fb9198607e562e19aa5aca6b47104ef729e2503</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Clocks</topic><topic>Computational modeling</topic><topic>Computer architecture</topic><topic>Computer networks</topic><topic>Costs</topic><topic>Information analysis</topic><topic>Predictive models</topic><topic>Resource management</topic><topic>Silicon</topic><topic>Usability</topic><toplevel>online_resources</toplevel><creatorcontrib>Kreku, J.</creatorcontrib><creatorcontrib>Soininen, J.-P.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kreku, J.</au><au>Soininen, J.-P.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Mappability estimate: a measure of the goodness of a processor-algorithm pair</atitle><btitle>Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)</btitle><stitle>ISSOC</stitle><date>2003</date><risdate>2003</risdate><spage>119</spage><epage>122</epage><pages>119-122</pages><isbn>0780381602</isbn><isbn>9780780381605</isbn><abstract>A quick way of measuring the goodness of a processor-algorithm pair is presented. The main emphasis in this paper is in the reasoning of the mappability factors of a processor and an algorithm. Typical algorithm properties and how they affect the usability of the corresponding architecture characteristics are considered. The mappability estimation approach is demonstrated using MiBench benchmark algorithms and the Simplescalar processor simulator with ARM instruction set. The estimation results are consistent with the simulations and the estimates correctly predicted the most suitable architectures for three of the four algorithms.</abstract><pub>IEEE</pub><doi>10.1109/ISSOC.2003.1267731</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0780381602
ispartof Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748), 2003, p.119-122
issn
language eng
recordid cdi_ieee_primary_1267731
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Clocks
Computational modeling
Computer architecture
Computer networks
Costs
Information analysis
Predictive models
Resource management
Silicon
Usability
title Mappability estimate: a measure of the goodness of a processor-algorithm pair
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-06T05%3A05%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Mappability%20estimate:%20a%20measure%20of%20the%20goodness%20of%20a%20processor-algorithm%20pair&rft.btitle=Proceedings.%202003%20International%20Symposium%20on%20System-on-Chip%20(IEEE%20Cat.%20No.03EX748)&rft.au=Kreku,%20J.&rft.date=2003&rft.spage=119&rft.epage=122&rft.pages=119-122&rft.isbn=0780381602&rft.isbn_list=9780780381605&rft_id=info:doi/10.1109/ISSOC.2003.1267731&rft_dat=%3Cieee_6IE%3E1267731%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1267731&rfr_iscdi=true