Implementation of CAN controller with FPGA structures

In this article is present a stand-alone controller for the controller area network (CAN) protocol. The design contains all necessary features required to implement a high performance communication protocol. The CAN controller with a simple bus line connection performs all the functions of the physi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Donchev, B., Hristov, M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 580
container_issue
container_start_page 577
container_title
container_volume
creator Donchev, B.
Hristov, M.
description In this article is present a stand-alone controller for the controller area network (CAN) protocol. The design contains all necessary features required to implement a high performance communication protocol. The CAN controller with a simple bus line connection performs all the functions of the physical and data-link layers. The application layer is provided by a microcontroller, to which the CAN controller connects through general purpose non-multiplexed parallel 8-bits bus.
doi_str_mv 10.1109/CADSM.2003.1255163
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1255163</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1255163</ieee_id><sourcerecordid>1255163</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-bf41374d93ad7a408b9d4d7e43332fb0bcbc38cbeb330523622990a2e864981b3</originalsourceid><addsrcrecordid>eNotj91KwzAYQAMiKLMvoDd5gdYv-ZImuSzVzcGmgrsfSfsVK_0ZaYb49gru3Jy7A4exewGFEOAe6-rpY19IACyE1FqUeMUyZ6wrS61RGituWLYsX_AHOjRgbpnejqeBRpqST_088bnjdfXKm3lKcR4Givy7T598_b6p-JLiuUnnSMsdu-78sFB28Yod1s-H-iXfvW22dbXLewcpD50SaFTr0LfGK7DBtao1pBBRdgFCExq0TaCACFpiKaVz4CXZUjkrAq7Yw3-2J6LjKfajjz_Hyxv-Ar9kQ6Y</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Implementation of CAN controller with FPGA structures</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Donchev, B. ; Hristov, M.</creator><creatorcontrib>Donchev, B. ; Hristov, M.</creatorcontrib><description>In this article is present a stand-alone controller for the controller area network (CAN) protocol. The design contains all necessary features required to implement a high performance communication protocol. The CAN controller with a simple bus line connection performs all the functions of the physical and data-link layers. The application layer is provided by a microcontroller, to which the CAN controller connects through general purpose non-multiplexed parallel 8-bits bus.</description><identifier>ISBN: 9789665532781</identifier><identifier>ISBN: 9665532782</identifier><identifier>DOI: 10.1109/CADSM.2003.1255163</identifier><language>eng</language><publisher>IEEE</publisher><subject>Cyclic redundancy check ; Data encapsulation ; Field programmable gate arrays ; Logic ; Microcontrollers ; Protocols ; Random access memory ; Sampling methods ; Telephony ; Transceivers</subject><ispartof>The Experience of Designing and Application of CAD Systems in Microelectronics, 2003. CADSM 2003. Proceedings of the 7th International Conference, 2003, p.577-580</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1255163$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1255163$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Donchev, B.</creatorcontrib><creatorcontrib>Hristov, M.</creatorcontrib><title>Implementation of CAN controller with FPGA structures</title><title>The Experience of Designing and Application of CAD Systems in Microelectronics, 2003. CADSM 2003. Proceedings of the 7th International Conference</title><addtitle>CADSM</addtitle><description>In this article is present a stand-alone controller for the controller area network (CAN) protocol. The design contains all necessary features required to implement a high performance communication protocol. The CAN controller with a simple bus line connection performs all the functions of the physical and data-link layers. The application layer is provided by a microcontroller, to which the CAN controller connects through general purpose non-multiplexed parallel 8-bits bus.</description><subject>Cyclic redundancy check</subject><subject>Data encapsulation</subject><subject>Field programmable gate arrays</subject><subject>Logic</subject><subject>Microcontrollers</subject><subject>Protocols</subject><subject>Random access memory</subject><subject>Sampling methods</subject><subject>Telephony</subject><subject>Transceivers</subject><isbn>9789665532781</isbn><isbn>9665532782</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2003</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj91KwzAYQAMiKLMvoDd5gdYv-ZImuSzVzcGmgrsfSfsVK_0ZaYb49gru3Jy7A4exewGFEOAe6-rpY19IACyE1FqUeMUyZ6wrS61RGituWLYsX_AHOjRgbpnejqeBRpqST_088bnjdfXKm3lKcR4Givy7T598_b6p-JLiuUnnSMsdu-78sFB28Yod1s-H-iXfvW22dbXLewcpD50SaFTr0LfGK7DBtao1pBBRdgFCExq0TaCACFpiKaVz4CXZUjkrAq7Yw3-2J6LjKfajjz_Hyxv-Ar9kQ6Y</recordid><startdate>2003</startdate><enddate>2003</enddate><creator>Donchev, B.</creator><creator>Hristov, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2003</creationdate><title>Implementation of CAN controller with FPGA structures</title><author>Donchev, B. ; Hristov, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-bf41374d93ad7a408b9d4d7e43332fb0bcbc38cbeb330523622990a2e864981b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Cyclic redundancy check</topic><topic>Data encapsulation</topic><topic>Field programmable gate arrays</topic><topic>Logic</topic><topic>Microcontrollers</topic><topic>Protocols</topic><topic>Random access memory</topic><topic>Sampling methods</topic><topic>Telephony</topic><topic>Transceivers</topic><toplevel>online_resources</toplevel><creatorcontrib>Donchev, B.</creatorcontrib><creatorcontrib>Hristov, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Donchev, B.</au><au>Hristov, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Implementation of CAN controller with FPGA structures</atitle><btitle>The Experience of Designing and Application of CAD Systems in Microelectronics, 2003. CADSM 2003. Proceedings of the 7th International Conference</btitle><stitle>CADSM</stitle><date>2003</date><risdate>2003</risdate><spage>577</spage><epage>580</epage><pages>577-580</pages><isbn>9789665532781</isbn><isbn>9665532782</isbn><abstract>In this article is present a stand-alone controller for the controller area network (CAN) protocol. The design contains all necessary features required to implement a high performance communication protocol. The CAN controller with a simple bus line connection performs all the functions of the physical and data-link layers. The application layer is provided by a microcontroller, to which the CAN controller connects through general purpose non-multiplexed parallel 8-bits bus.</abstract><pub>IEEE</pub><doi>10.1109/CADSM.2003.1255163</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9789665532781
ispartof The Experience of Designing and Application of CAD Systems in Microelectronics, 2003. CADSM 2003. Proceedings of the 7th International Conference, 2003, p.577-580
issn
language eng
recordid cdi_ieee_primary_1255163
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Cyclic redundancy check
Data encapsulation
Field programmable gate arrays
Logic
Microcontrollers
Protocols
Random access memory
Sampling methods
Telephony
Transceivers
title Implementation of CAN controller with FPGA structures
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T21%3A56%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Implementation%20of%20CAN%20controller%20with%20FPGA%20structures&rft.btitle=The%20Experience%20of%20Designing%20and%20Application%20of%20CAD%20Systems%20in%20Microelectronics,%202003.%20CADSM%202003.%20Proceedings%20of%20the%207th%20International%20Conference&rft.au=Donchev,%20B.&rft.date=2003&rft.spage=577&rft.epage=580&rft.pages=577-580&rft.isbn=9789665532781&rft.isbn_list=9665532782&rft_id=info:doi/10.1109/CADSM.2003.1255163&rft_dat=%3Cieee_6IE%3E1255163%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1255163&rfr_iscdi=true