A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers

There is growing interest in the use of flexible digital signal processors for wireless systems, driven by the demands of time to market, cost pressure, the requirement for flexibility to cope with evolving standards, and rapidly increasing processing needs. Much of the discussion of these technique...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE communications magazine 2003-01, Vol.41 (1), p.105-113
Hauptverfasser: Baines, R., Pulley, D.
Format: Magazinearticle
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 113
container_issue 1
container_start_page 105
container_title IEEE communications magazine
container_volume 41
creator Baines, R.
Pulley, D.
description There is growing interest in the use of flexible digital signal processors for wireless systems, driven by the demands of time to market, cost pressure, the requirement for flexibility to cope with evolving standards, and rapidly increasing processing needs. Much of the discussion of these techniques involves terms like "efficient" or "cost-effective" without necessarily quantifying the terms. This article considers the various architectures applicable to a wideband CDMA node-B base station (ASIC, FPGA, traditional DSP, and two varieties of flexible DSP) and builds a quantitative total cost approach to evaluating them, including benchmarked performance data.
doi_str_mv 10.1109/MCOM.2003.1166666
format Magazinearticle
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_1166666</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1166666</ieee_id><sourcerecordid>28821121</sourcerecordid><originalsourceid>FETCH-LOGICAL-c353t-164acbf9416a1afe0ad240e5cc63584a2193fd9621c552f7171c2396851e8ae83</originalsourceid><addsrcrecordid>eNp9kUFr3DAQhUVpoNtNf0DpRfSQnJxqJFuWj2Fp00LCXpKzmNWONgqOvZXkpPn3kdmFQg7RRbzR9x4jHmNfQVwAiO7HzWp9cyGFUEXq-XxgC2gaU4Hp9Ee2EKBVpY2oP7HPKT0IIdrWmAX7d8nzmLHnbkyZ434fR3T3ZcbpCfsJcxh2fBu8p0hD5pHcOPiwmyJueuIY3X3I5PIUKXE_Rr7BRBsctrwEOUpptoeBP4dIfZFzAIUniumUnXjsE3053kt29-vn7ep3db2--rO6vK6calSuQNfoNr6rQSOgJ4FbWQtqnNOqMTVK6JTfdlqCaxrpW2jBSdVp0wAZJKOW7PyQWxb6O1HK9jEkR32PA41Tsp0ollYoUcizd0lpjASQUMDvb8CHcYpD-YU1plYgZNcWCA6Qi2NKkbzdx_CI8cWCsHNldq7MzpXZY2XF8-3gCUT0nz--vgJmLJPg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>magazinearticle</recordtype><pqid>884310297</pqid></control><display><type>magazinearticle</type><title>A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers</title><source>IEEE Electronic Library (IEL)</source><creator>Baines, R. ; Pulley, D.</creator><creatorcontrib>Baines, R. ; Pulley, D.</creatorcontrib><description>There is growing interest in the use of flexible digital signal processors for wireless systems, driven by the demands of time to market, cost pressure, the requirement for flexibility to cope with evolving standards, and rapidly increasing processing needs. Much of the discussion of these techniques involves terms like "efficient" or "cost-effective" without necessarily quantifying the terms. This article considers the various architectures applicable to a wideband CDMA node-B base station (ASIC, FPGA, traditional DSP, and two varieties of flexible DSP) and builds a quantitative total cost approach to evaluating them, including benchmarked performance data.</description><identifier>ISSN: 0163-6804</identifier><identifier>EISSN: 1558-1896</identifier><identifier>DOI: 10.1109/MCOM.2003.1166666</identifier><identifier>CODEN: ICOMD9</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Application specific integrated circuits ; Architecture ; Base stations ; Baseband ; Costs ; Demand ; Digital signal processing ; Digital signal processors ; Marketing ; Markets ; Multiaccess communication ; Processors ; Reconfigurable architectures ; Time to market ; Wideband</subject><ispartof>IEEE communications magazine, 2003-01, Vol.41 (1), p.105-113</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2003</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c353t-164acbf9416a1afe0ad240e5cc63584a2193fd9621c552f7171c2396851e8ae83</citedby><cites>FETCH-LOGICAL-c353t-164acbf9416a1afe0ad240e5cc63584a2193fd9621c552f7171c2396851e8ae83</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1166666$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>780,784,796,27924,54757</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1166666$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Baines, R.</creatorcontrib><creatorcontrib>Pulley, D.</creatorcontrib><title>A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers</title><title>IEEE communications magazine</title><addtitle>COM-M</addtitle><description>There is growing interest in the use of flexible digital signal processors for wireless systems, driven by the demands of time to market, cost pressure, the requirement for flexibility to cope with evolving standards, and rapidly increasing processing needs. Much of the discussion of these techniques involves terms like "efficient" or "cost-effective" without necessarily quantifying the terms. This article considers the various architectures applicable to a wideband CDMA node-B base station (ASIC, FPGA, traditional DSP, and two varieties of flexible DSP) and builds a quantitative total cost approach to evaluating them, including benchmarked performance data.</description><subject>Application specific integrated circuits</subject><subject>Architecture</subject><subject>Base stations</subject><subject>Baseband</subject><subject>Costs</subject><subject>Demand</subject><subject>Digital signal processing</subject><subject>Digital signal processors</subject><subject>Marketing</subject><subject>Markets</subject><subject>Multiaccess communication</subject><subject>Processors</subject><subject>Reconfigurable architectures</subject><subject>Time to market</subject><subject>Wideband</subject><issn>0163-6804</issn><issn>1558-1896</issn><fulltext>true</fulltext><rsrctype>magazinearticle</rsrctype><creationdate>2003</creationdate><recordtype>magazinearticle</recordtype><sourceid>RIE</sourceid><recordid>eNp9kUFr3DAQhUVpoNtNf0DpRfSQnJxqJFuWj2Fp00LCXpKzmNWONgqOvZXkpPn3kdmFQg7RRbzR9x4jHmNfQVwAiO7HzWp9cyGFUEXq-XxgC2gaU4Hp9Ee2EKBVpY2oP7HPKT0IIdrWmAX7d8nzmLHnbkyZ434fR3T3ZcbpCfsJcxh2fBu8p0hD5pHcOPiwmyJueuIY3X3I5PIUKXE_Rr7BRBsctrwEOUpptoeBP4dIfZFzAIUniumUnXjsE3053kt29-vn7ep3db2--rO6vK6calSuQNfoNr6rQSOgJ4FbWQtqnNOqMTVK6JTfdlqCaxrpW2jBSdVp0wAZJKOW7PyQWxb6O1HK9jEkR32PA41Tsp0ollYoUcizd0lpjASQUMDvb8CHcYpD-YU1plYgZNcWCA6Qi2NKkbzdx_CI8cWCsHNldq7MzpXZY2XF8-3gCUT0nz--vgJmLJPg</recordid><startdate>200301</startdate><enddate>200301</enddate><creator>Baines, R.</creator><creator>Pulley, D.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>200301</creationdate><title>A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers</title><author>Baines, R. ; Pulley, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c353t-164acbf9416a1afe0ad240e5cc63584a2193fd9621c552f7171c2396851e8ae83</frbrgroupid><rsrctype>magazinearticle</rsrctype><prefilter>magazinearticle</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Application specific integrated circuits</topic><topic>Architecture</topic><topic>Base stations</topic><topic>Baseband</topic><topic>Costs</topic><topic>Demand</topic><topic>Digital signal processing</topic><topic>Digital signal processors</topic><topic>Marketing</topic><topic>Markets</topic><topic>Multiaccess communication</topic><topic>Processors</topic><topic>Reconfigurable architectures</topic><topic>Time to market</topic><topic>Wideband</topic><toplevel>online_resources</toplevel><creatorcontrib>Baines, R.</creatorcontrib><creatorcontrib>Pulley, D.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE communications magazine</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Baines, R.</au><au>Pulley, D.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers</atitle><jtitle>IEEE communications magazine</jtitle><stitle>COM-M</stitle><date>2003-01</date><risdate>2003</risdate><volume>41</volume><issue>1</issue><spage>105</spage><epage>113</epage><pages>105-113</pages><issn>0163-6804</issn><eissn>1558-1896</eissn><coden>ICOMD9</coden><abstract>There is growing interest in the use of flexible digital signal processors for wireless systems, driven by the demands of time to market, cost pressure, the requirement for flexibility to cope with evolving standards, and rapidly increasing processing needs. Much of the discussion of these techniques involves terms like "efficient" or "cost-effective" without necessarily quantifying the terms. This article considers the various architectures applicable to a wideband CDMA node-B base station (ASIC, FPGA, traditional DSP, and two varieties of flexible DSP) and builds a quantitative total cost approach to evaluating them, including benchmarked performance data.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/MCOM.2003.1166666</doi><tpages>9</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0163-6804
ispartof IEEE communications magazine, 2003-01, Vol.41 (1), p.105-113
issn 0163-6804
1558-1896
language eng
recordid cdi_ieee_primary_1166666
source IEEE Electronic Library (IEL)
subjects Application specific integrated circuits
Architecture
Base stations
Baseband
Costs
Demand
Digital signal processing
Digital signal processors
Marketing
Markets
Multiaccess communication
Processors
Reconfigurable architectures
Time to market
Wideband
title A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T13%3A10%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20total%20cost%20approach%20to%20evaluating%20different%20reconfigurable%20architectures%20for%20baseband%20processing%20in%20wireless%20receivers&rft.jtitle=IEEE%20communications%20magazine&rft.au=Baines,%20R.&rft.date=2003-01&rft.volume=41&rft.issue=1&rft.spage=105&rft.epage=113&rft.pages=105-113&rft.issn=0163-6804&rft.eissn=1558-1896&rft.coden=ICOMD9&rft_id=info:doi/10.1109/MCOM.2003.1166666&rft_dat=%3Cproquest_RIE%3E28821121%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=884310297&rft_id=info:pmid/&rft_ieee_id=1166666&rfr_iscdi=true