A lifetime prediction method for hot-carrier degradation in surface-channel p-MOS devices

Hot carrier degradation of p-MOS devices at low gate voltages (V/sub g/< V/sub d/) is examined. It is shown that the electronic gate current is the principal factor in stress damage in this gate voltage range and that the damage itself consists of trapped electrons, localized close to the drain j...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on electron devices 1990-05, Vol.37 (5), p.1301-1307
Hauptverfasser: Doyle, B.S., Mistry, K.R.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1307
container_issue 5
container_start_page 1301
container_title IEEE transactions on electron devices
container_volume 37
creator Doyle, B.S.
Mistry, K.R.
description Hot carrier degradation of p-MOS devices at low gate voltages (V/sub g/< V/sub d/) is examined. It is shown that the electronic gate current is the principal factor in stress damage in this gate voltage range and that the damage itself consists of trapped electrons, localized close to the drain junction. The saturation of the transconductance change as a function of time which is seen at long stress times of high stress voltages results from a change in the injected gate current as a function of time. This is caused by changes in electric field in the silicon due to charge trapping in the oxide during stress. The saturation effect can, however, be transformed into a simple power law if the time axis is multiplied by the square of the instantaneous gate current. This allows for the development of a lifetime-prediction method. The method is applied to 1.0- mu m p-MOS devices, and a lifetime is estimated.
doi_str_mv 10.1109/16.108192
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_108192</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>108192</ieee_id><sourcerecordid>25707608</sourcerecordid><originalsourceid>FETCH-LOGICAL-c404t-b6741fbc2b00408000c6b9f044bfbc9ea8c5e531335a93febc2d6cf60edd5fa33</originalsourceid><addsrcrecordid>eNqF0D1PwzAQBmALgUQpDKxMWUBiMJxjx7HHquJLKuoADEyR45ypUT6KnSLx7wlNJdiYTnd67h1eQk4ZXDEG-prJKwaK6XSPTFiW5VRLIffJBIApqrnih-QoxvdhlUKkE_I6S2rvsPcNJuuAlbe979qkwX7VVYnrQrLqempNCB5DUuFbMJXZEt8mcROcsUjtyrQt1smaPi6fBvTpLcZjcuBMHfFkN6fk5fbmeX5PF8u7h_lsQa0A0dNS5oK50qYlgAAFAFaW2oEQ5XDVaJTNMOOM88xo7nCQlbROAlZV5gznU3Ix5q5D97HB2BeNjxbr2rTYbWKRKg5CCfY_zHLIJagBXo7Qhi7GgK5YB9-Y8FUwKH5aLpgsxpYHe74LNdGa2gXTWh9_HzRPRa7ywZ2NziPin7xtyDf2AISS</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>25707608</pqid></control><display><type>article</type><title>A lifetime prediction method for hot-carrier degradation in surface-channel p-MOS devices</title><source>IEEE Electronic Library (IEL)</source><creator>Doyle, B.S. ; Mistry, K.R.</creator><creatorcontrib>Doyle, B.S. ; Mistry, K.R.</creatorcontrib><description>Hot carrier degradation of p-MOS devices at low gate voltages (V/sub g/&lt; V/sub d/) is examined. It is shown that the electronic gate current is the principal factor in stress damage in this gate voltage range and that the damage itself consists of trapped electrons, localized close to the drain junction. The saturation of the transconductance change as a function of time which is seen at long stress times of high stress voltages results from a change in the injected gate current as a function of time. This is caused by changes in electric field in the silicon due to charge trapping in the oxide during stress. The saturation effect can, however, be transformed into a simple power law if the time axis is multiplied by the square of the instantaneous gate current. This allows for the development of a lifetime-prediction method. The method is applied to 1.0- mu m p-MOS devices, and a lifetime is estimated.</description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/16.108192</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Degradation ; Electron traps ; Electronics ; Exact sciences and technology ; Hot carriers ; Life estimation ; Lifetime estimation ; Low voltage ; Prediction methods ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Silicon ; Stress ; Transconductance ; Transistors</subject><ispartof>IEEE transactions on electron devices, 1990-05, Vol.37 (5), p.1301-1307</ispartof><rights>1991 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c404t-b6741fbc2b00408000c6b9f044bfbc9ea8c5e531335a93febc2d6cf60edd5fa33</citedby><cites>FETCH-LOGICAL-c404t-b6741fbc2b00408000c6b9f044bfbc9ea8c5e531335a93febc2d6cf60edd5fa33</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/108192$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>315,781,785,797,27926,27927,54760</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/108192$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=19324787$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Doyle, B.S.</creatorcontrib><creatorcontrib>Mistry, K.R.</creatorcontrib><title>A lifetime prediction method for hot-carrier degradation in surface-channel p-MOS devices</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description>Hot carrier degradation of p-MOS devices at low gate voltages (V/sub g/&lt; V/sub d/) is examined. It is shown that the electronic gate current is the principal factor in stress damage in this gate voltage range and that the damage itself consists of trapped electrons, localized close to the drain junction. The saturation of the transconductance change as a function of time which is seen at long stress times of high stress voltages results from a change in the injected gate current as a function of time. This is caused by changes in electric field in the silicon due to charge trapping in the oxide during stress. The saturation effect can, however, be transformed into a simple power law if the time axis is multiplied by the square of the instantaneous gate current. This allows for the development of a lifetime-prediction method. The method is applied to 1.0- mu m p-MOS devices, and a lifetime is estimated.</description><subject>Applied sciences</subject><subject>Degradation</subject><subject>Electron traps</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Hot carriers</subject><subject>Life estimation</subject><subject>Lifetime estimation</subject><subject>Low voltage</subject><subject>Prediction methods</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Silicon</subject><subject>Stress</subject><subject>Transconductance</subject><subject>Transistors</subject><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1990</creationdate><recordtype>article</recordtype><recordid>eNqF0D1PwzAQBmALgUQpDKxMWUBiMJxjx7HHquJLKuoADEyR45ypUT6KnSLx7wlNJdiYTnd67h1eQk4ZXDEG-prJKwaK6XSPTFiW5VRLIffJBIApqrnih-QoxvdhlUKkE_I6S2rvsPcNJuuAlbe979qkwX7VVYnrQrLqempNCB5DUuFbMJXZEt8mcROcsUjtyrQt1smaPi6fBvTpLcZjcuBMHfFkN6fk5fbmeX5PF8u7h_lsQa0A0dNS5oK50qYlgAAFAFaW2oEQ5XDVaJTNMOOM88xo7nCQlbROAlZV5gznU3Ix5q5D97HB2BeNjxbr2rTYbWKRKg5CCfY_zHLIJagBXo7Qhi7GgK5YB9-Y8FUwKH5aLpgsxpYHe74LNdGa2gXTWh9_HzRPRa7ywZ2NziPin7xtyDf2AISS</recordid><startdate>19900501</startdate><enddate>19900501</enddate><creator>Doyle, B.S.</creator><creator>Mistry, K.R.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19900501</creationdate><title>A lifetime prediction method for hot-carrier degradation in surface-channel p-MOS devices</title><author>Doyle, B.S. ; Mistry, K.R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c404t-b6741fbc2b00408000c6b9f044bfbc9ea8c5e531335a93febc2d6cf60edd5fa33</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1990</creationdate><topic>Applied sciences</topic><topic>Degradation</topic><topic>Electron traps</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Hot carriers</topic><topic>Life estimation</topic><topic>Lifetime estimation</topic><topic>Low voltage</topic><topic>Prediction methods</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Silicon</topic><topic>Stress</topic><topic>Transconductance</topic><topic>Transistors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Doyle, B.S.</creatorcontrib><creatorcontrib>Mistry, K.R.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Doyle, B.S.</au><au>Mistry, K.R.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A lifetime prediction method for hot-carrier degradation in surface-channel p-MOS devices</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>1990-05-01</date><risdate>1990</risdate><volume>37</volume><issue>5</issue><spage>1301</spage><epage>1307</epage><pages>1301-1307</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract>Hot carrier degradation of p-MOS devices at low gate voltages (V/sub g/&lt; V/sub d/) is examined. It is shown that the electronic gate current is the principal factor in stress damage in this gate voltage range and that the damage itself consists of trapped electrons, localized close to the drain junction. The saturation of the transconductance change as a function of time which is seen at long stress times of high stress voltages results from a change in the injected gate current as a function of time. This is caused by changes in electric field in the silicon due to charge trapping in the oxide during stress. The saturation effect can, however, be transformed into a simple power law if the time axis is multiplied by the square of the instantaneous gate current. This allows for the development of a lifetime-prediction method. The method is applied to 1.0- mu m p-MOS devices, and a lifetime is estimated.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/16.108192</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9383
ispartof IEEE transactions on electron devices, 1990-05, Vol.37 (5), p.1301-1307
issn 0018-9383
1557-9646
language eng
recordid cdi_ieee_primary_108192
source IEEE Electronic Library (IEL)
subjects Applied sciences
Degradation
Electron traps
Electronics
Exact sciences and technology
Hot carriers
Life estimation
Lifetime estimation
Low voltage
Prediction methods
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Silicon
Stress
Transconductance
Transistors
title A lifetime prediction method for hot-carrier degradation in surface-channel p-MOS devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T09%3A14%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20lifetime%20prediction%20method%20for%20hot-carrier%20degradation%20in%20surface-channel%20p-MOS%20devices&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=Doyle,%20B.S.&rft.date=1990-05-01&rft.volume=37&rft.issue=5&rft.spage=1301&rft.epage=1307&rft.pages=1301-1307&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/16.108192&rft_dat=%3Cproquest_RIE%3E25707608%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=25707608&rft_id=info:pmid/&rft_ieee_id=108192&rfr_iscdi=true