A flexible H.263 video coder prototype based on FPGA
The methodology used for prototyping an H.263 video coder is explained in this paper. The coder is based on an architecture, we have called MVIP-2, which consists of a set of specialized processors for the main tasks (transforms, quantizers, motion estimation and motion compensation) and a RISC proc...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 41 |
|---|---|
| container_issue | |
| container_start_page | 34 |
| container_title | |
| container_volume | |
| creator | Garrido, M.J. Sanz, C. Jimenez, M. Meneses, J.M. |
| description | The methodology used for prototyping an H.263 video coder is explained in this paper. The coder is based on an architecture, we have called MVIP-2, which consists of a set of specialized processors for the main tasks (transforms, quantizers, motion estimation and motion compensation) and a RISC processor for the scheduling tasks. The design has been written in synthesizable Verilog and fully tested with hardware-software co-simulation using standard video sequences. All modules except the RISC has been synthesized and fitted onto an EP20K400BC652 FPGA from Altera. At present we are testing the prototype in real-time using a commercial board with the RISC and the FPGA, a pattern generator and data acquisition system to generate the input sequences and to read the reconstructed ones, as well as a logic analyzer. The methodological aspects presented in this paper can be applied to other designs. |
| doi_str_mv | 10.1109/IWRSP.2002.1029735 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1029735</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1029735</ieee_id><sourcerecordid>1029735</sourcerecordid><originalsourceid>FETCH-LOGICAL-i173t-f88dbd0b59f61b20eb0f6f88f5dae2c29eafd78037ad1cc9678d47bf6071d3da3</originalsourceid><addsrcrecordid>eNotj8lqwzAURUUHqJvmB9qNfsDuk2TpSUsTmgECDR1od0GynsDFrY1tSvP3CTR3c-AsDlzG7gUUQoB73Hy8vO4KCSALAdKh0hcsk0rJ3GgrLtktoHFaIKjPK5YJwDI3APqGzcfxC04rdWktZqyseGrprwkt8XUhjeK_TaSO112kgfdDN3XToSce_EiRdz98uVtVd-w6-Xak-Zkz9r58elus8-3zarOotnkjUE15sjaGCEG7ZESQQAGSOcmkoydZS0c-RbSg0EdR186gjSWGZABFVNGrGXv47zZEtO-H5tsPh_35sDoCayNGlQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A flexible H.263 video coder prototype based on FPGA</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Garrido, M.J. ; Sanz, C. ; Jimenez, M. ; Meneses, J.M.</creator><creatorcontrib>Garrido, M.J. ; Sanz, C. ; Jimenez, M. ; Meneses, J.M.</creatorcontrib><description>The methodology used for prototyping an H.263 video coder is explained in this paper. The coder is based on an architecture, we have called MVIP-2, which consists of a set of specialized processors for the main tasks (transforms, quantizers, motion estimation and motion compensation) and a RISC processor for the scheduling tasks. The design has been written in synthesizable Verilog and fully tested with hardware-software co-simulation using standard video sequences. All modules except the RISC has been synthesized and fitted onto an EP20K400BC652 FPGA from Altera. At present we are testing the prototype in real-time using a commercial board with the RISC and the FPGA, a pattern generator and data acquisition system to generate the input sequences and to read the reconstructed ones, as well as a logic analyzer. The methodological aspects presented in this paper can be applied to other designs.</description><identifier>ISSN: 1074-6005</identifier><identifier>ISBN: 076951703X</identifier><identifier>ISBN: 9780769517032</identifier><identifier>EISSN: 2332-6581</identifier><identifier>DOI: 10.1109/IWRSP.2002.1029735</identifier><language>eng</language><publisher>IEEE</publisher><subject>Field programmable gate arrays ; Hardware design languages ; Logic testing ; Motion compensation ; Motion estimation ; Processor scheduling ; Prototypes ; Reduced instruction set computing ; Test pattern generators ; Video sequences</subject><ispartof>Proceedings 13th IEEE International Workshop on Rapid System Prototyping, 2002, p.34-41</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1029735$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1029735$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Garrido, M.J.</creatorcontrib><creatorcontrib>Sanz, C.</creatorcontrib><creatorcontrib>Jimenez, M.</creatorcontrib><creatorcontrib>Meneses, J.M.</creatorcontrib><title>A flexible H.263 video coder prototype based on FPGA</title><title>Proceedings 13th IEEE International Workshop on Rapid System Prototyping</title><addtitle>IWRSP</addtitle><description>The methodology used for prototyping an H.263 video coder is explained in this paper. The coder is based on an architecture, we have called MVIP-2, which consists of a set of specialized processors for the main tasks (transforms, quantizers, motion estimation and motion compensation) and a RISC processor for the scheduling tasks. The design has been written in synthesizable Verilog and fully tested with hardware-software co-simulation using standard video sequences. All modules except the RISC has been synthesized and fitted onto an EP20K400BC652 FPGA from Altera. At present we are testing the prototype in real-time using a commercial board with the RISC and the FPGA, a pattern generator and data acquisition system to generate the input sequences and to read the reconstructed ones, as well as a logic analyzer. The methodological aspects presented in this paper can be applied to other designs.</description><subject>Field programmable gate arrays</subject><subject>Hardware design languages</subject><subject>Logic testing</subject><subject>Motion compensation</subject><subject>Motion estimation</subject><subject>Processor scheduling</subject><subject>Prototypes</subject><subject>Reduced instruction set computing</subject><subject>Test pattern generators</subject><subject>Video sequences</subject><issn>1074-6005</issn><issn>2332-6581</issn><isbn>076951703X</isbn><isbn>9780769517032</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8lqwzAURUUHqJvmB9qNfsDuk2TpSUsTmgECDR1od0GynsDFrY1tSvP3CTR3c-AsDlzG7gUUQoB73Hy8vO4KCSALAdKh0hcsk0rJ3GgrLtktoHFaIKjPK5YJwDI3APqGzcfxC04rdWktZqyseGrprwkt8XUhjeK_TaSO112kgfdDN3XToSce_EiRdz98uVtVd-w6-Xak-Zkz9r58elus8-3zarOotnkjUE15sjaGCEG7ZESQQAGSOcmkoydZS0c-RbSg0EdR186gjSWGZABFVNGrGXv47zZEtO-H5tsPh_35sDoCayNGlQ</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Garrido, M.J.</creator><creator>Sanz, C.</creator><creator>Jimenez, M.</creator><creator>Meneses, J.M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2002</creationdate><title>A flexible H.263 video coder prototype based on FPGA</title><author>Garrido, M.J. ; Sanz, C. ; Jimenez, M. ; Meneses, J.M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i173t-f88dbd0b59f61b20eb0f6f88f5dae2c29eafd78037ad1cc9678d47bf6071d3da3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Field programmable gate arrays</topic><topic>Hardware design languages</topic><topic>Logic testing</topic><topic>Motion compensation</topic><topic>Motion estimation</topic><topic>Processor scheduling</topic><topic>Prototypes</topic><topic>Reduced instruction set computing</topic><topic>Test pattern generators</topic><topic>Video sequences</topic><toplevel>online_resources</toplevel><creatorcontrib>Garrido, M.J.</creatorcontrib><creatorcontrib>Sanz, C.</creatorcontrib><creatorcontrib>Jimenez, M.</creatorcontrib><creatorcontrib>Meneses, J.M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Garrido, M.J.</au><au>Sanz, C.</au><au>Jimenez, M.</au><au>Meneses, J.M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A flexible H.263 video coder prototype based on FPGA</atitle><btitle>Proceedings 13th IEEE International Workshop on Rapid System Prototyping</btitle><stitle>IWRSP</stitle><date>2002</date><risdate>2002</risdate><spage>34</spage><epage>41</epage><pages>34-41</pages><issn>1074-6005</issn><eissn>2332-6581</eissn><isbn>076951703X</isbn><isbn>9780769517032</isbn><abstract>The methodology used for prototyping an H.263 video coder is explained in this paper. The coder is based on an architecture, we have called MVIP-2, which consists of a set of specialized processors for the main tasks (transforms, quantizers, motion estimation and motion compensation) and a RISC processor for the scheduling tasks. The design has been written in synthesizable Verilog and fully tested with hardware-software co-simulation using standard video sequences. All modules except the RISC has been synthesized and fitted onto an EP20K400BC652 FPGA from Altera. At present we are testing the prototype in real-time using a commercial board with the RISC and the FPGA, a pattern generator and data acquisition system to generate the input sequences and to read the reconstructed ones, as well as a logic analyzer. The methodological aspects presented in this paper can be applied to other designs.</abstract><pub>IEEE</pub><doi>10.1109/IWRSP.2002.1029735</doi><tpages>8</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1074-6005 |
| ispartof | Proceedings 13th IEEE International Workshop on Rapid System Prototyping, 2002, p.34-41 |
| issn | 1074-6005 2332-6581 |
| language | eng |
| recordid | cdi_ieee_primary_1029735 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Field programmable gate arrays Hardware design languages Logic testing Motion compensation Motion estimation Processor scheduling Prototypes Reduced instruction set computing Test pattern generators Video sequences |
| title | A flexible H.263 video coder prototype based on FPGA |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T21%3A01%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20flexible%20H.263%20video%20coder%20prototype%20based%20on%20FPGA&rft.btitle=Proceedings%2013th%20IEEE%20International%20Workshop%20on%20Rapid%20System%20Prototyping&rft.au=Garrido,%20M.J.&rft.date=2002&rft.spage=34&rft.epage=41&rft.pages=34-41&rft.issn=1074-6005&rft.eissn=2332-6581&rft.isbn=076951703X&rft.isbn_list=9780769517032&rft_id=info:doi/10.1109/IWRSP.2002.1029735&rft_dat=%3Cieee_6IE%3E1029735%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1029735&rfr_iscdi=true |