JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Raghavan, A.K., Sutton, P.
Format:	Tagungsbericht
Sprache:	eng ; jpn
Schlagworte:	Australia Data flow computing Data mining Design automation Field programmable gate arrays Hardware Information technology Java Software tools Switches
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page	6 pp
container_title
container_volume
creator	Raghavan, A.K. Sutton, P.
description
doi_str_mv	10.1109/IPDPS.2002.1016552
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1016552</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1016552</ieee_id><sourcerecordid>1016552</sourcerecordid><originalsourceid>FETCH-LOGICAL-i156t-c3893736c505305cad260ec86aeddc5dbc9a543f9ef3473e75f83477dcfc0a033</originalsourceid><addsrcrecordid>eNo9kMFKxDAYhAMiKGtfQC95ga5_miZpjsvq1pUFC-pNWLLpnyXSbUuSFX17CxbnMDOHjzkMIbcMloyBvt82D83rsgAolgyYFKK4IJlWFSipBROKsyuSxfgJk8qSs0Jek4_npqY5NXQ0IXnT0YNPMQU0J3rEHoNJfuhpGoZuMhrP4ziE9A8HtEPv_PE8c76nXz4k_Kabpl7FG3LpTBcxm3NB3jePb-unfPdSb9erXe6ZkCm3vNJccWkFCA7CmraQgLaSBtvWivZgtREldxodLxVHJVw1FdVaZ8EA5wty97frEXE_Bn8y4Wc_f8B_AX5aUu0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Raghavan, A.K. ; Sutton, P.</creator><creatorcontrib>Raghavan, A.K. ; Sutton, P.</creatorcontrib><identifier>ISBN: 9780769515731</identifier><identifier>ISBN: 0769515738</identifier><identifier>DOI: 10.1109/IPDPS.2002.1016552</identifier><language>eng ; jpn</language><publisher>IEEE</publisher><subject>Australia ; Data flow computing ; Data mining ; Design automation ; Field programmable gate arrays ; Hardware ; Information technology ; Java ; Software tools ; Switches</subject><ispartof>Proceedings 16th International Parallel and Distributed Processing Symposium, 2002, p.6 pp</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1016552$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1016552$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Raghavan, A.K.</creatorcontrib><creatorcontrib>Sutton, P.</creatorcontrib><title>JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs</title><title>Proceedings 16th International Parallel and Distributed Processing Symposium</title><addtitle>IPDPS</addtitle><subject>Australia</subject><subject>Data flow computing</subject><subject>Data mining</subject><subject>Design automation</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Information technology</subject><subject>Java</subject><subject>Software tools</subject><subject>Switches</subject><isbn>9780769515731</isbn><isbn>0769515738</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kMFKxDAYhAMiKGtfQC95ga5_miZpjsvq1pUFC-pNWLLpnyXSbUuSFX17CxbnMDOHjzkMIbcMloyBvt82D83rsgAolgyYFKK4IJlWFSipBROKsyuSxfgJk8qSs0Jek4_npqY5NXQ0IXnT0YNPMQU0J3rEHoNJfuhpGoZuMhrP4ziE9A8HtEPv_PE8c76nXz4k_Kabpl7FG3LpTBcxm3NB3jePb-unfPdSb9erXe6ZkCm3vNJccWkFCA7CmraQgLaSBtvWivZgtREldxodLxVHJVw1FdVaZ8EA5wty97frEXE_Bn8y4Wc_f8B_AX5aUu0</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Raghavan, A.K.</creator><creator>Sutton, P.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2002</creationdate><title>JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs</title><author>Raghavan, A.K. ; Sutton, P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i156t-c3893736c505305cad260ec86aeddc5dbc9a543f9ef3473e75f83477dcfc0a033</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng ; jpn</language><creationdate>2002</creationdate><topic>Australia</topic><topic>Data flow computing</topic><topic>Data mining</topic><topic>Design automation</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Information technology</topic><topic>Java</topic><topic>Software tools</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Raghavan, A.K.</creatorcontrib><creatorcontrib>Sutton, P.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Raghavan, A.K.</au><au>Sutton, P.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs</atitle><btitle>Proceedings 16th International Parallel and Distributed Processing Symposium</btitle><stitle>IPDPS</stitle><date>2002</date><risdate>2002</risdate><spage>6 pp</spage><pages>6 pp-</pages><isbn>9780769515731</isbn><isbn>0769515738</isbn><pub>IEEE</pub><doi>10.1109/IPDPS.2002.1016552</doi></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISBN: 9780769515731
ispartof	Proceedings 16th International Parallel and Distributed Processing Symposium, 2002, p.6 pp
issn
language	eng ; jpn
recordid	cdi_ieee_primary_1016552
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Australia Data flow computing Data mining Design automation Field programmable gate arrays Hardware Information technology Java Software tools Switches
title	JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T16%3A10%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=JPG%20-%20a%20partial%20bitstream%20generation%20tool%20to%20support%20partial%20reconfiguration%20in%20virtex%20FPGAs&rft.btitle=Proceedings%2016th%20International%20Parallel%20and%20Distributed%20Processing%20Symposium&rft.au=Raghavan,%20A.K.&rft.date=2002&rft.spage=6%20pp&rft.pages=6%20pp-&rft.isbn=9780769515731&rft.isbn_list=0769515738&rft_id=info:doi/10.1109/IPDPS.2002.1016552&rft_dat=%3Cieee_6IE%3E1016552%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1016552&rfr_iscdi=true