PipeRench: A virtualized programmable datapath in 0.18 micron technology
PipeRench is a programmable datapath that can be used to accelerate numerically intensive applications. The unique aspect of PipeRench is its ability to virtualize hardware through self-managed dynamic reconfiguration. This capability provides application portability and scalability without redesign...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 66 |
|---|---|
| container_issue | |
| container_start_page | 63 |
| container_title | |
| container_volume | |
| creator | Schmit, H. Whelihan, D. Tsai, A. Moe, M. Levine, B. Reed Taylor, R. |
| description | PipeRench is a programmable datapath that can be used to accelerate numerically intensive applications. The unique aspect of PipeRench is its ability to virtualize hardware through self-managed dynamic reconfiguration. This capability provides application portability and scalability without redesign or recompilation. This paper describes the implementation of PipeRench in a 0.18 micron process. The implementation has 3.65 million transistors and runs at 120 MHz. Performance is competitive with high-end commercial DSP architectures and more than five times faster than a commercial microprocessor. Executing at 33 MHz, an FIR filter without virtualization consumes 519 mW. When virtualization is required, the implementation consumes approximately 675 mW. |
| doi_str_mv | 10.1109/CICC.2002.1012767 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>pascalfrancis_6IE</sourceid><recordid>TN_cdi_ieee_primary_1012767</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1012767</ieee_id><sourcerecordid>15530265</sourcerecordid><originalsourceid>FETCH-LOGICAL-i203t-713bfa43d5f1316cde4d7825b3b5f4eca1237ba0ad2677d266d890e28894f6c53</originalsourceid><addsrcrecordid>eNpFUE1LxDAUDIigrP0B4iUXj1tfkuaj3pai7sKCInpeXpN0G-kXaRXWX2-lgo9h5jDDDDxCrhmkjEF-V-yKIuUAPGXAuFb6jCS5NjBDaC4huyDJOH7AfBJUrtkl2b6Ewb_6ztb3dEO_Qpw-sQnf3tEh9seIbYtl46nDCQecaho6Oo8Z2gYb-45O3tZd3_TH0xU5r7AZffKnK_L--PBWbNf756ddsdmvAwcxrTUTZYWZcLJiginrfOa04bIUpawyb5FxoUsEdFxpPZNyJgfPjcmzSlkpVuR26R1wtNhUETsbxsMQQ4vxdGBSCuDqN3ez5IL3_t9e_iJ-AHPiVw4</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>PipeRench: A virtualized programmable datapath in 0.18 micron technology</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Schmit, H. ; Whelihan, D. ; Tsai, A. ; Moe, M. ; Levine, B. ; Reed Taylor, R.</creator><creatorcontrib>Schmit, H. ; Whelihan, D. ; Tsai, A. ; Moe, M. ; Levine, B. ; Reed Taylor, R.</creatorcontrib><description>PipeRench is a programmable datapath that can be used to accelerate numerically intensive applications. The unique aspect of PipeRench is its ability to virtualize hardware through self-managed dynamic reconfiguration. This capability provides application portability and scalability without redesign or recompilation. This paper describes the implementation of PipeRench in a 0.18 micron process. The implementation has 3.65 million transistors and runs at 120 MHz. Performance is competitive with high-end commercial DSP architectures and more than five times faster than a commercial microprocessor. Executing at 33 MHz, an FIR filter without virtualization consumes 519 mW. When virtualization is required, the implementation consumes approximately 675 mW.</description><identifier>ISBN: 9780780372504</identifier><identifier>ISBN: 0780372506</identifier><identifier>DOI: 10.1109/CICC.2002.1012767</identifier><language>eng</language><publisher>Piscataway NJ: IEEE</publisher><subject>Acceleration ; Application software ; Applied sciences ; Circuit properties ; Costs ; Design. Technologies. Operation analysis. Testing ; Electric, optical and optoelectronic circuits ; Electronic circuits ; Electronics ; Exact sciences and technology ; Fabrics ; Feedback ; Finite impulse response filter ; Frequency filters ; Hardware ; Integrated circuit interconnections ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Pipeline processing ; Runtime ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Transistors</subject><ispartof>Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285), 2002, p.63-66</ispartof><rights>2004 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1012767$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,4048,4049,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1012767$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=15530265$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Schmit, H.</creatorcontrib><creatorcontrib>Whelihan, D.</creatorcontrib><creatorcontrib>Tsai, A.</creatorcontrib><creatorcontrib>Moe, M.</creatorcontrib><creatorcontrib>Levine, B.</creatorcontrib><creatorcontrib>Reed Taylor, R.</creatorcontrib><title>PipeRench: A virtualized programmable datapath in 0.18 micron technology</title><title>Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)</title><addtitle>CICC</addtitle><description>PipeRench is a programmable datapath that can be used to accelerate numerically intensive applications. The unique aspect of PipeRench is its ability to virtualize hardware through self-managed dynamic reconfiguration. This capability provides application portability and scalability without redesign or recompilation. This paper describes the implementation of PipeRench in a 0.18 micron process. The implementation has 3.65 million transistors and runs at 120 MHz. Performance is competitive with high-end commercial DSP architectures and more than five times faster than a commercial microprocessor. Executing at 33 MHz, an FIR filter without virtualization consumes 519 mW. When virtualization is required, the implementation consumes approximately 675 mW.</description><subject>Acceleration</subject><subject>Application software</subject><subject>Applied sciences</subject><subject>Circuit properties</subject><subject>Costs</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electric, optical and optoelectronic circuits</subject><subject>Electronic circuits</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Fabrics</subject><subject>Feedback</subject><subject>Finite impulse response filter</subject><subject>Frequency filters</subject><subject>Hardware</subject><subject>Integrated circuit interconnections</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Pipeline processing</subject><subject>Runtime</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Transistors</subject><isbn>9780780372504</isbn><isbn>0780372506</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFUE1LxDAUDIigrP0B4iUXj1tfkuaj3pai7sKCInpeXpN0G-kXaRXWX2-lgo9h5jDDDDxCrhmkjEF-V-yKIuUAPGXAuFb6jCS5NjBDaC4huyDJOH7AfBJUrtkl2b6Ewb_6ztb3dEO_Qpw-sQnf3tEh9seIbYtl46nDCQecaho6Oo8Z2gYb-45O3tZd3_TH0xU5r7AZffKnK_L--PBWbNf756ddsdmvAwcxrTUTZYWZcLJiginrfOa04bIUpawyb5FxoUsEdFxpPZNyJgfPjcmzSlkpVuR26R1wtNhUETsbxsMQQ4vxdGBSCuDqN3ez5IL3_t9e_iJ-AHPiVw4</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Schmit, H.</creator><creator>Whelihan, D.</creator><creator>Tsai, A.</creator><creator>Moe, M.</creator><creator>Levine, B.</creator><creator>Reed Taylor, R.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>IQODW</scope></search><sort><creationdate>2002</creationdate><title>PipeRench: A virtualized programmable datapath in 0.18 micron technology</title><author>Schmit, H. ; Whelihan, D. ; Tsai, A. ; Moe, M. ; Levine, B. ; Reed Taylor, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i203t-713bfa43d5f1316cde4d7825b3b5f4eca1237ba0ad2677d266d890e28894f6c53</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Acceleration</topic><topic>Application software</topic><topic>Applied sciences</topic><topic>Circuit properties</topic><topic>Costs</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electric, optical and optoelectronic circuits</topic><topic>Electronic circuits</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Fabrics</topic><topic>Feedback</topic><topic>Finite impulse response filter</topic><topic>Frequency filters</topic><topic>Hardware</topic><topic>Integrated circuit interconnections</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Pipeline processing</topic><topic>Runtime</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Schmit, H.</creatorcontrib><creatorcontrib>Whelihan, D.</creatorcontrib><creatorcontrib>Tsai, A.</creatorcontrib><creatorcontrib>Moe, M.</creatorcontrib><creatorcontrib>Levine, B.</creatorcontrib><creatorcontrib>Reed Taylor, R.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Schmit, H.</au><au>Whelihan, D.</au><au>Tsai, A.</au><au>Moe, M.</au><au>Levine, B.</au><au>Reed Taylor, R.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>PipeRench: A virtualized programmable datapath in 0.18 micron technology</atitle><btitle>Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)</btitle><stitle>CICC</stitle><date>2002</date><risdate>2002</risdate><spage>63</spage><epage>66</epage><pages>63-66</pages><isbn>9780780372504</isbn><isbn>0780372506</isbn><abstract>PipeRench is a programmable datapath that can be used to accelerate numerically intensive applications. The unique aspect of PipeRench is its ability to virtualize hardware through self-managed dynamic reconfiguration. This capability provides application portability and scalability without redesign or recompilation. This paper describes the implementation of PipeRench in a 0.18 micron process. The implementation has 3.65 million transistors and runs at 120 MHz. Performance is competitive with high-end commercial DSP architectures and more than five times faster than a commercial microprocessor. Executing at 33 MHz, an FIR filter without virtualization consumes 519 mW. When virtualization is required, the implementation consumes approximately 675 mW.</abstract><cop>Piscataway NJ</cop><pub>IEEE</pub><doi>10.1109/CICC.2002.1012767</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9780780372504 |
| ispartof | Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285), 2002, p.63-66 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_1012767 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Acceleration Application software Applied sciences Circuit properties Costs Design. Technologies. Operation analysis. Testing Electric, optical and optoelectronic circuits Electronic circuits Electronics Exact sciences and technology Fabrics Feedback Finite impulse response filter Frequency filters Hardware Integrated circuit interconnections Integrated circuits Integrated circuits by function (including memories and processors) Pipeline processing Runtime Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Transistors |
| title | PipeRench: A virtualized programmable datapath in 0.18 micron technology |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T19%3A50%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=PipeRench:%20A%20virtualized%20programmable%20datapath%20in%200.18%20micron%20technology&rft.btitle=Proceedings%20of%20the%20IEEE%202002%20Custom%20Integrated%20Circuits%20Conference%20(Cat.%20No.02CH37285)&rft.au=Schmit,%20H.&rft.date=2002&rft.spage=63&rft.epage=66&rft.pages=63-66&rft.isbn=9780780372504&rft.isbn_list=0780372506&rft_id=info:doi/10.1109/CICC.2002.1012767&rft_dat=%3Cpascalfrancis_6IE%3E15530265%3C/pascalfrancis_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1012767&rfr_iscdi=true |