An integer linear programming based approach for parallelizing applications in on-chip multiprocessors

With energy consumption becoming one of the first-class optimization parameters in computer system design, compilation techniques that consider performance and energy simultaneously are expected to play a central role. In particular, compiling a given application code under performance and energy co...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kadayif, I., Kandemir, M., Sezer, U.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 708
container_issue
container_start_page 703
container_title
container_volume
creator Kadayif, I.
Kandemir, M.
Sezer, U.
description With energy consumption becoming one of the first-class optimization parameters in computer system design, compilation techniques that consider performance and energy simultaneously are expected to play a central role. In particular, compiling a given application code under performance and energy constraints is becoming an important problem. In this paper, we focus on an on-chip multiprocessor architecture and present a parallelization strategy based on integer linear programming. Given an array-intensive application, our optimization strategy determines the number of processors to be used in executing each nest based on the objective function and additional compilation constraints provided by the user. Our initial experience with this strategy shows that it is very successful in optimizing array-intensive applications on on-chip multiprocessors under energy and performance constraints.
doi_str_mv 10.1109/DAC.2002.1012715
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1012715</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1012715</ieee_id><sourcerecordid>1012715</sourcerecordid><originalsourceid>FETCH-LOGICAL-i88t-bfe997c770e1a79a7ab76c5550b6aedc8f227367ac4dc7f9818b09a9134951ef3</originalsourceid><addsrcrecordid>eNotkM1LAzEQxQMqWGvvgpf8A1szu80mOS71EwpeevBWZtPJNpL9IFkP-tcbsXMZmDfvB-8xdgdiDSDMw2OzXZdClGsQUCqQF-wGpAaoNjVsLtlCqEoXIMTHNVul9CnySFEbVS-Yawbuh5k6ijz4gTDyKY5dxL73Q8dbTHTkOOUb2hN3Y5YxYggU_M_fQ5aCtzj7cUgZxMehsCc_8f4rzD67LKU0xnTLrhyGRKvzXrL989N--1rs3l_ets2u8FrPRevIGGWVEgSoDCpsVW2llKKtkY5Wu7JUVa3Qbo5WOaNBt8KgyUGNBHLVkt3_Yz0RHaboe4zfh3Mr1S_lmFht</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An integer linear programming based approach for parallelizing applications in on-chip multiprocessors</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kadayif, I. ; Kandemir, M. ; Sezer, U.</creator><creatorcontrib>Kadayif, I. ; Kandemir, M. ; Sezer, U.</creatorcontrib><description>With energy consumption becoming one of the first-class optimization parameters in computer system design, compilation techniques that consider performance and energy simultaneously are expected to play a central role. In particular, compiling a given application code under performance and energy constraints is becoming an important problem. In this paper, we focus on an on-chip multiprocessor architecture and present a parallelization strategy based on integer linear programming. Given an array-intensive application, our optimization strategy determines the number of processors to be used in executing each nest based on the objective function and additional compilation constraints provided by the user. Our initial experience with this strategy shows that it is very successful in optimizing array-intensive applications on on-chip multiprocessors under energy and performance constraints.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 1581134614</identifier><identifier>ISBN: 9781581134612</identifier><identifier>DOI: 10.1109/DAC.2002.1012715</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Computer architecture ; Constraint optimization ; Design optimization ; Energy consumption ; Integer linear programming ; Logic ; Parallel processing ; Permission ; System-on-a-chip</subject><ispartof>Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324), 2002, p.703-708</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1012715$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,796,2058,4050,4051,27925,54758,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1012715$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kadayif, I.</creatorcontrib><creatorcontrib>Kandemir, M.</creatorcontrib><creatorcontrib>Sezer, U.</creatorcontrib><title>An integer linear programming based approach for parallelizing applications in on-chip multiprocessors</title><title>Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)</title><addtitle>DAC</addtitle><description>With energy consumption becoming one of the first-class optimization parameters in computer system design, compilation techniques that consider performance and energy simultaneously are expected to play a central role. In particular, compiling a given application code under performance and energy constraints is becoming an important problem. In this paper, we focus on an on-chip multiprocessor architecture and present a parallelization strategy based on integer linear programming. Given an array-intensive application, our optimization strategy determines the number of processors to be used in executing each nest based on the objective function and additional compilation constraints provided by the user. Our initial experience with this strategy shows that it is very successful in optimizing array-intensive applications on on-chip multiprocessors under energy and performance constraints.</description><subject>Application software</subject><subject>Computer architecture</subject><subject>Constraint optimization</subject><subject>Design optimization</subject><subject>Energy consumption</subject><subject>Integer linear programming</subject><subject>Logic</subject><subject>Parallel processing</subject><subject>Permission</subject><subject>System-on-a-chip</subject><issn>0738-100X</issn><isbn>1581134614</isbn><isbn>9781581134612</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkM1LAzEQxQMqWGvvgpf8A1szu80mOS71EwpeevBWZtPJNpL9IFkP-tcbsXMZmDfvB-8xdgdiDSDMw2OzXZdClGsQUCqQF-wGpAaoNjVsLtlCqEoXIMTHNVul9CnySFEbVS-Yawbuh5k6ijz4gTDyKY5dxL73Q8dbTHTkOOUb2hN3Y5YxYggU_M_fQ5aCtzj7cUgZxMehsCc_8f4rzD67LKU0xnTLrhyGRKvzXrL989N--1rs3l_ets2u8FrPRevIGGWVEgSoDCpsVW2llKKtkY5Wu7JUVa3Qbo5WOaNBt8KgyUGNBHLVkt3_Yz0RHaboe4zfh3Mr1S_lmFht</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Kadayif, I.</creator><creator>Kandemir, M.</creator><creator>Sezer, U.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2002</creationdate><title>An integer linear programming based approach for parallelizing applications in on-chip multiprocessors</title><author>Kadayif, I. ; Kandemir, M. ; Sezer, U.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i88t-bfe997c770e1a79a7ab76c5550b6aedc8f227367ac4dc7f9818b09a9134951ef3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Application software</topic><topic>Computer architecture</topic><topic>Constraint optimization</topic><topic>Design optimization</topic><topic>Energy consumption</topic><topic>Integer linear programming</topic><topic>Logic</topic><topic>Parallel processing</topic><topic>Permission</topic><topic>System-on-a-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Kadayif, I.</creatorcontrib><creatorcontrib>Kandemir, M.</creatorcontrib><creatorcontrib>Sezer, U.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kadayif, I.</au><au>Kandemir, M.</au><au>Sezer, U.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An integer linear programming based approach for parallelizing applications in on-chip multiprocessors</atitle><btitle>Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)</btitle><stitle>DAC</stitle><date>2002</date><risdate>2002</risdate><spage>703</spage><epage>708</epage><pages>703-708</pages><issn>0738-100X</issn><isbn>1581134614</isbn><isbn>9781581134612</isbn><abstract>With energy consumption becoming one of the first-class optimization parameters in computer system design, compilation techniques that consider performance and energy simultaneously are expected to play a central role. In particular, compiling a given application code under performance and energy constraints is becoming an important problem. In this paper, we focus on an on-chip multiprocessor architecture and present a parallelization strategy based on integer linear programming. Given an array-intensive application, our optimization strategy determines the number of processors to be used in executing each nest based on the objective function and additional compilation constraints provided by the user. Our initial experience with this strategy shows that it is very successful in optimizing array-intensive applications on on-chip multiprocessors under energy and performance constraints.</abstract><pub>IEEE</pub><doi>10.1109/DAC.2002.1012715</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0738-100X
ispartof Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324), 2002, p.703-708
issn 0738-100X
language eng
recordid cdi_ieee_primary_1012715
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Application software
Computer architecture
Constraint optimization
Design optimization
Energy consumption
Integer linear programming
Logic
Parallel processing
Permission
System-on-a-chip
title An integer linear programming based approach for parallelizing applications in on-chip multiprocessors
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T07%3A02%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20integer%20linear%20programming%20based%20approach%20for%20parallelizing%20applications%20in%20on-chip%20multiprocessors&rft.btitle=Proceedings%202002%20Design%20Automation%20Conference%20(IEEE%20Cat.%20No.02CH37324)&rft.au=Kadayif,%20I.&rft.date=2002&rft.spage=703&rft.epage=708&rft.pages=703-708&rft.issn=0738-100X&rft.isbn=1581134614&rft.isbn_list=9781581134612&rft_id=info:doi/10.1109/DAC.2002.1012715&rft_dat=%3Cieee_6IE%3E1012715%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1012715&rfr_iscdi=true