Towards Developing High Performance RISC-V Processors Using Agile Methodology
Agile chip design methodology has shown promise for sustaining the scaling of computing performance more efficiently. However, practical application of this methodology has been limited by major obstacles. This article presents MinJie, an open-source platform supporting agile hardware development fl...
Gespeichert in:
| Veröffentlicht in: | IEEE MICRO 2023-05, p.1-8 |
|---|---|
| Hauptverfasser: | , , , , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 8 |
|---|---|
| container_issue | |
| container_start_page | 1 |
| container_title | IEEE MICRO |
| container_volume | |
| creator | Xu, Yinan Yu, Zihao Tang, Dan Cai, Ye Huan, Dandan He, Wei Sun, Ninghui Bao, Yungang |
| description | Agile chip design methodology has shown promise for sustaining the scaling of computing performance more efficiently. However, practical application of this methodology has been limited by major obstacles. This article presents MinJie, an open-source platform supporting agile hardware development flow. We demonstrate the usage and effectiveness of MinJie by building two generations of XiangShan, an open-source RISC-V processor with industry-competitive performance. This article highlights the potential impact of MinJie and XiangShan in advancing the field of agile processor design and development, as well as the potential for open-source collaboration to democratize the field and drive innovation forward. |
| doi_str_mv | 10.1109/MM.2023.3273562 |
| format | Article |
| fullrecord | <record><control><sourceid>ieee_RIE</sourceid><recordid>TN_cdi_ieee_primary_10122479</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10122479</ieee_id><sourcerecordid>10122479</sourcerecordid><originalsourceid>FETCH-ieee_primary_101224793</originalsourceid><addsrcrecordid>eNqFyr0OgjAUQOEOmvg7uzj0BcDbWxEZDWpwICGKrobIFWqAktZoeHtj4u50hu8wNhPgCgHBIo5dBJSuRF96K-yxIaCPjvAlDtjI2gcAeAjrIYtT_c5MbvmWXlTpVjUFj1RR8oTMXZs6a27Ej4dT6Fx4YvSNrNXG8rP9jptCVcRjepY615Uuugnr37PK0vTXMZvvd2kYOYqIrq1RdWa6qwCBuPQD-Yc_FAk78w</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Towards Developing High Performance RISC-V Processors Using Agile Methodology</title><source>IEEE Electronic Library (IEL)</source><creator>Xu, Yinan ; Yu, Zihao ; Tang, Dan ; Cai, Ye ; Huan, Dandan ; He, Wei ; Sun, Ninghui ; Bao, Yungang</creator><creatorcontrib>Xu, Yinan ; Yu, Zihao ; Tang, Dan ; Cai, Ye ; Huan, Dandan ; He, Wei ; Sun, Ninghui ; Bao, Yungang</creatorcontrib><description>Agile chip design methodology has shown promise for sustaining the scaling of computing performance more efficiently. However, practical application of this methodology has been limited by major obstacles. This article presents MinJie, an open-source platform supporting agile hardware development flow. We demonstrate the usage and effectiveness of MinJie by building two generations of XiangShan, an open-source RISC-V processor with industry-competitive performance. This article highlights the potential impact of MinJie and XiangShan in advancing the field of agile processor design and development, as well as the potential for open-source collaboration to democratize the field and drive innovation forward.</description><identifier>ISSN: 0272-1732</identifier><identifier>DOI: 10.1109/MM.2023.3273562</identifier><identifier>CODEN: IEMIDZ</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analytical models ; Behavioral sciences ; Chip scale packaging ; Hardware ; Layout ; Microarchitecture ; Program processors</subject><ispartof>IEEE MICRO, 2023-05, p.1-8</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10122479$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10122479$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Xu, Yinan</creatorcontrib><creatorcontrib>Yu, Zihao</creatorcontrib><creatorcontrib>Tang, Dan</creatorcontrib><creatorcontrib>Cai, Ye</creatorcontrib><creatorcontrib>Huan, Dandan</creatorcontrib><creatorcontrib>He, Wei</creatorcontrib><creatorcontrib>Sun, Ninghui</creatorcontrib><creatorcontrib>Bao, Yungang</creatorcontrib><title>Towards Developing High Performance RISC-V Processors Using Agile Methodology</title><title>IEEE MICRO</title><addtitle>MM</addtitle><description>Agile chip design methodology has shown promise for sustaining the scaling of computing performance more efficiently. However, practical application of this methodology has been limited by major obstacles. This article presents MinJie, an open-source platform supporting agile hardware development flow. We demonstrate the usage and effectiveness of MinJie by building two generations of XiangShan, an open-source RISC-V processor with industry-competitive performance. This article highlights the potential impact of MinJie and XiangShan in advancing the field of agile processor design and development, as well as the potential for open-source collaboration to democratize the field and drive innovation forward.</description><subject>Analytical models</subject><subject>Behavioral sciences</subject><subject>Chip scale packaging</subject><subject>Hardware</subject><subject>Layout</subject><subject>Microarchitecture</subject><subject>Program processors</subject><issn>0272-1732</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqFyr0OgjAUQOEOmvg7uzj0BcDbWxEZDWpwICGKrobIFWqAktZoeHtj4u50hu8wNhPgCgHBIo5dBJSuRF96K-yxIaCPjvAlDtjI2gcAeAjrIYtT_c5MbvmWXlTpVjUFj1RR8oTMXZs6a27Ej4dT6Fx4YvSNrNXG8rP9jptCVcRjepY615Uuugnr37PK0vTXMZvvd2kYOYqIrq1RdWa6qwCBuPQD-Yc_FAk78w</recordid><startdate>20230508</startdate><enddate>20230508</enddate><creator>Xu, Yinan</creator><creator>Yu, Zihao</creator><creator>Tang, Dan</creator><creator>Cai, Ye</creator><creator>Huan, Dandan</creator><creator>He, Wei</creator><creator>Sun, Ninghui</creator><creator>Bao, Yungang</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope></search><sort><creationdate>20230508</creationdate><title>Towards Developing High Performance RISC-V Processors Using Agile Methodology</title><author>Xu, Yinan ; Yu, Zihao ; Tang, Dan ; Cai, Ye ; Huan, Dandan ; He, Wei ; Sun, Ninghui ; Bao, Yungang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_101224793</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Analytical models</topic><topic>Behavioral sciences</topic><topic>Chip scale packaging</topic><topic>Hardware</topic><topic>Layout</topic><topic>Microarchitecture</topic><topic>Program processors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Xu, Yinan</creatorcontrib><creatorcontrib>Yu, Zihao</creatorcontrib><creatorcontrib>Tang, Dan</creatorcontrib><creatorcontrib>Cai, Ye</creatorcontrib><creatorcontrib>Huan, Dandan</creatorcontrib><creatorcontrib>He, Wei</creatorcontrib><creatorcontrib>Sun, Ninghui</creatorcontrib><creatorcontrib>Bao, Yungang</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><jtitle>IEEE MICRO</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Xu, Yinan</au><au>Yu, Zihao</au><au>Tang, Dan</au><au>Cai, Ye</au><au>Huan, Dandan</au><au>He, Wei</au><au>Sun, Ninghui</au><au>Bao, Yungang</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Towards Developing High Performance RISC-V Processors Using Agile Methodology</atitle><jtitle>IEEE MICRO</jtitle><stitle>MM</stitle><date>2023-05-08</date><risdate>2023</risdate><spage>1</spage><epage>8</epage><pages>1-8</pages><issn>0272-1732</issn><coden>IEMIDZ</coden><abstract>Agile chip design methodology has shown promise for sustaining the scaling of computing performance more efficiently. However, practical application of this methodology has been limited by major obstacles. This article presents MinJie, an open-source platform supporting agile hardware development flow. We demonstrate the usage and effectiveness of MinJie by building two generations of XiangShan, an open-source RISC-V processor with industry-competitive performance. This article highlights the potential impact of MinJie and XiangShan in advancing the field of agile processor design and development, as well as the potential for open-source collaboration to democratize the field and drive innovation forward.</abstract><pub>IEEE</pub><doi>10.1109/MM.2023.3273562</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0272-1732 |
| ispartof | IEEE MICRO, 2023-05, p.1-8 |
| issn | 0272-1732 |
| language | eng |
| recordid | cdi_ieee_primary_10122479 |
| source | IEEE Electronic Library (IEL) |
| subjects | Analytical models Behavioral sciences Chip scale packaging Hardware Layout Microarchitecture Program processors |
| title | Towards Developing High Performance RISC-V Processors Using Agile Methodology |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T20%3A54%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Towards%20Developing%20High%20Performance%20RISC-V%20Processors%20Using%20Agile%20Methodology&rft.jtitle=IEEE%20MICRO&rft.au=Xu,%20Yinan&rft.date=2023-05-08&rft.spage=1&rft.epage=8&rft.pages=1-8&rft.issn=0272-1732&rft.coden=IEMIDZ&rft_id=info:doi/10.1109/MM.2023.3273562&rft_dat=%3Cieee_RIE%3E10122479%3C/ieee_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=10122479&rfr_iscdi=true |