On the Performance Intricacies of Persistent Memory Aware Storage Engines

As key components of DBMSs, various storage engines and index structures have been proposed based on incorrect assumptions before PMem hardware is publicly available. Recent studies reveal that there is a significant performance gap in evaluating index structures on real PMem platforms as compared t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on knowledge and data engineering 2023-10, Vol.35 (10), p.1-19
Hauptverfasser: Chen, Zhiwen, Che, Wenkui, Hu, Daokun, He, Xin, Sun, Jianhua, Chen, Hao
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 19
container_issue 10
container_start_page 1
container_title IEEE transactions on knowledge and data engineering
container_volume 35
creator Chen, Zhiwen
Che, Wenkui
Hu, Daokun
He, Xin
Sun, Jianhua
Chen, Hao
description As key components of DBMSs, various storage engines and index structures have been proposed based on incorrect assumptions before PMem hardware is publicly available. Recent studies reveal that there is a significant performance gap in evaluating index structures on real PMem platforms as compared to DRAM-based emulators. However, a comprehensive evaluation for those PMem-aware database storage engines on real PMem hardware is still missing. Meanwhile, dynamic memory management is more important on PMem systems because PMem is slower than DRAM and unfriendly to random small-writes, and ensuring crash-consistency for the metadata of PMem allocators introduces extra overhead. Therefore, it is essential to understand the performance intricacies of PMem-aware database storage engines from the perspective of PMem allocators. This paper presents a systematic evaluation of three PMem-aware database storage engines using representative workloads and a unified benchmarking framework that is integrated with four PMem allocators. Besides the commonly used metrics, the impact of different hardware configurations (such as NUMA and eADR) on performance is also considered. Through in-depth analysis, we reveal caveats and pitfalls on using or designing PMem-aware storage engines and important insights that can serve as guidelines for future development of PMem allocators and other related components.
doi_str_mv 10.1109/TKDE.2023.3248643
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_10091894</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10091894</ieee_id><sourcerecordid>2865092476</sourcerecordid><originalsourceid>FETCH-LOGICAL-c294t-5916fb85844cdbd786a0304b80754b49e0fcd5f05ddc13a0fc18880c8c0f347d3</originalsourceid><addsrcrecordid>eNpNkEFPwzAMhSMEEmPwA5A4ROLc4jRJmxynMWBiaEiMc5SmzujE2pF0Qvv3tNoOnGzL7_lZHyG3DFLGQD-sXh9naQYZT3kmVC74GRkxKVWSMc3O-x4ESwQXxSW5inEDAKpQbETmy4Z2X0jfMfg2bG3jkM6bLtTOuhojbf2winXssOnoG27bcKCTXxuQfnRtsGuks2ZdNxivyYW33xFvTnVMPp9mq-lLslg-z6eTReIyLbpEapb7UkklhKvKqlC5BQ6iVFBIUQqN4F0lPciqcozbfmJKKXDKge_fr_iY3B_v7kL7s8fYmU27D00faTKVS9CZKPJexY4qF9oYA3qzC_XWhoNhYAZiZiBmBmLmRKz33B09NSL-04NmSgv-B8frZrk</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2865092476</pqid></control><display><type>article</type><title>On the Performance Intricacies of Persistent Memory Aware Storage Engines</title><source>IEEE Electronic Library (IEL)</source><creator>Chen, Zhiwen ; Che, Wenkui ; Hu, Daokun ; He, Xin ; Sun, Jianhua ; Chen, Hao</creator><creatorcontrib>Chen, Zhiwen ; Che, Wenkui ; Hu, Daokun ; He, Xin ; Sun, Jianhua ; Chen, Hao</creatorcontrib><description>As key components of DBMSs, various storage engines and index structures have been proposed based on incorrect assumptions before PMem hardware is publicly available. Recent studies reveal that there is a significant performance gap in evaluating index structures on real PMem platforms as compared to DRAM-based emulators. However, a comprehensive evaluation for those PMem-aware database storage engines on real PMem hardware is still missing. Meanwhile, dynamic memory management is more important on PMem systems because PMem is slower than DRAM and unfriendly to random small-writes, and ensuring crash-consistency for the metadata of PMem allocators introduces extra overhead. Therefore, it is essential to understand the performance intricacies of PMem-aware database storage engines from the perspective of PMem allocators. This paper presents a systematic evaluation of three PMem-aware database storage engines using representative workloads and a unified benchmarking framework that is integrated with four PMem allocators. Besides the commonly used metrics, the impact of different hardware configurations (such as NUMA and eADR) on performance is also considered. Through in-depth analysis, we reveal caveats and pitfalls on using or designing PMem-aware storage engines and important insights that can serve as guidelines for future development of PMem allocators and other related components.</description><identifier>ISSN: 1041-4347</identifier><identifier>EISSN: 1558-2191</identifier><identifier>DOI: 10.1109/TKDE.2023.3248643</identifier><identifier>CODEN: ITKEEH</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Dynamic random access memory ; Engines ; Hardware ; memory allocator ; Memory management ; Metadata ; non-volatile memory ; NUMA ; Performance evaluation ; Persistent memory ; Random access memory ; Resource management ; storage engine</subject><ispartof>IEEE transactions on knowledge and data engineering, 2023-10, Vol.35 (10), p.1-19</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c294t-5916fb85844cdbd786a0304b80754b49e0fcd5f05ddc13a0fc18880c8c0f347d3</citedby><cites>FETCH-LOGICAL-c294t-5916fb85844cdbd786a0304b80754b49e0fcd5f05ddc13a0fc18880c8c0f347d3</cites><orcidid>0000-0003-1897-7840 ; 0000-0001-5123-2061 ; 0000-0001-9857-6283</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10091894$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10091894$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chen, Zhiwen</creatorcontrib><creatorcontrib>Che, Wenkui</creatorcontrib><creatorcontrib>Hu, Daokun</creatorcontrib><creatorcontrib>He, Xin</creatorcontrib><creatorcontrib>Sun, Jianhua</creatorcontrib><creatorcontrib>Chen, Hao</creatorcontrib><title>On the Performance Intricacies of Persistent Memory Aware Storage Engines</title><title>IEEE transactions on knowledge and data engineering</title><addtitle>TKDE</addtitle><description>As key components of DBMSs, various storage engines and index structures have been proposed based on incorrect assumptions before PMem hardware is publicly available. Recent studies reveal that there is a significant performance gap in evaluating index structures on real PMem platforms as compared to DRAM-based emulators. However, a comprehensive evaluation for those PMem-aware database storage engines on real PMem hardware is still missing. Meanwhile, dynamic memory management is more important on PMem systems because PMem is slower than DRAM and unfriendly to random small-writes, and ensuring crash-consistency for the metadata of PMem allocators introduces extra overhead. Therefore, it is essential to understand the performance intricacies of PMem-aware database storage engines from the perspective of PMem allocators. This paper presents a systematic evaluation of three PMem-aware database storage engines using representative workloads and a unified benchmarking framework that is integrated with four PMem allocators. Besides the commonly used metrics, the impact of different hardware configurations (such as NUMA and eADR) on performance is also considered. Through in-depth analysis, we reveal caveats and pitfalls on using or designing PMem-aware storage engines and important insights that can serve as guidelines for future development of PMem allocators and other related components.</description><subject>Dynamic random access memory</subject><subject>Engines</subject><subject>Hardware</subject><subject>memory allocator</subject><subject>Memory management</subject><subject>Metadata</subject><subject>non-volatile memory</subject><subject>NUMA</subject><subject>Performance evaluation</subject><subject>Persistent memory</subject><subject>Random access memory</subject><subject>Resource management</subject><subject>storage engine</subject><issn>1041-4347</issn><issn>1558-2191</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpNkEFPwzAMhSMEEmPwA5A4ROLc4jRJmxynMWBiaEiMc5SmzujE2pF0Qvv3tNoOnGzL7_lZHyG3DFLGQD-sXh9naQYZT3kmVC74GRkxKVWSMc3O-x4ESwQXxSW5inEDAKpQbETmy4Z2X0jfMfg2bG3jkM6bLtTOuhojbf2winXssOnoG27bcKCTXxuQfnRtsGuks2ZdNxivyYW33xFvTnVMPp9mq-lLslg-z6eTReIyLbpEapb7UkklhKvKqlC5BQ6iVFBIUQqN4F0lPciqcozbfmJKKXDKge_fr_iY3B_v7kL7s8fYmU27D00faTKVS9CZKPJexY4qF9oYA3qzC_XWhoNhYAZiZiBmBmLmRKz33B09NSL-04NmSgv-B8frZrk</recordid><startdate>20231001</startdate><enddate>20231001</enddate><creator>Chen, Zhiwen</creator><creator>Che, Wenkui</creator><creator>Hu, Daokun</creator><creator>He, Xin</creator><creator>Sun, Jianhua</creator><creator>Chen, Hao</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><orcidid>https://orcid.org/0000-0003-1897-7840</orcidid><orcidid>https://orcid.org/0000-0001-5123-2061</orcidid><orcidid>https://orcid.org/0000-0001-9857-6283</orcidid></search><sort><creationdate>20231001</creationdate><title>On the Performance Intricacies of Persistent Memory Aware Storage Engines</title><author>Chen, Zhiwen ; Che, Wenkui ; Hu, Daokun ; He, Xin ; Sun, Jianhua ; Chen, Hao</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c294t-5916fb85844cdbd786a0304b80754b49e0fcd5f05ddc13a0fc18880c8c0f347d3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Dynamic random access memory</topic><topic>Engines</topic><topic>Hardware</topic><topic>memory allocator</topic><topic>Memory management</topic><topic>Metadata</topic><topic>non-volatile memory</topic><topic>NUMA</topic><topic>Performance evaluation</topic><topic>Persistent memory</topic><topic>Random access memory</topic><topic>Resource management</topic><topic>storage engine</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chen, Zhiwen</creatorcontrib><creatorcontrib>Che, Wenkui</creatorcontrib><creatorcontrib>Hu, Daokun</creatorcontrib><creatorcontrib>He, Xin</creatorcontrib><creatorcontrib>Sun, Jianhua</creatorcontrib><creatorcontrib>Chen, Hao</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on knowledge and data engineering</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chen, Zhiwen</au><au>Che, Wenkui</au><au>Hu, Daokun</au><au>He, Xin</au><au>Sun, Jianhua</au><au>Chen, Hao</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>On the Performance Intricacies of Persistent Memory Aware Storage Engines</atitle><jtitle>IEEE transactions on knowledge and data engineering</jtitle><stitle>TKDE</stitle><date>2023-10-01</date><risdate>2023</risdate><volume>35</volume><issue>10</issue><spage>1</spage><epage>19</epage><pages>1-19</pages><issn>1041-4347</issn><eissn>1558-2191</eissn><coden>ITKEEH</coden><abstract>As key components of DBMSs, various storage engines and index structures have been proposed based on incorrect assumptions before PMem hardware is publicly available. Recent studies reveal that there is a significant performance gap in evaluating index structures on real PMem platforms as compared to DRAM-based emulators. However, a comprehensive evaluation for those PMem-aware database storage engines on real PMem hardware is still missing. Meanwhile, dynamic memory management is more important on PMem systems because PMem is slower than DRAM and unfriendly to random small-writes, and ensuring crash-consistency for the metadata of PMem allocators introduces extra overhead. Therefore, it is essential to understand the performance intricacies of PMem-aware database storage engines from the perspective of PMem allocators. This paper presents a systematic evaluation of three PMem-aware database storage engines using representative workloads and a unified benchmarking framework that is integrated with four PMem allocators. Besides the commonly used metrics, the impact of different hardware configurations (such as NUMA and eADR) on performance is also considered. Through in-depth analysis, we reveal caveats and pitfalls on using or designing PMem-aware storage engines and important insights that can serve as guidelines for future development of PMem allocators and other related components.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TKDE.2023.3248643</doi><tpages>19</tpages><orcidid>https://orcid.org/0000-0003-1897-7840</orcidid><orcidid>https://orcid.org/0000-0001-5123-2061</orcidid><orcidid>https://orcid.org/0000-0001-9857-6283</orcidid></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1041-4347
ispartof IEEE transactions on knowledge and data engineering, 2023-10, Vol.35 (10), p.1-19
issn 1041-4347
1558-2191
language eng
recordid cdi_ieee_primary_10091894
source IEEE Electronic Library (IEL)
subjects Dynamic random access memory
Engines
Hardware
memory allocator
Memory management
Metadata
non-volatile memory
NUMA
Performance evaluation
Persistent memory
Random access memory
Resource management
storage engine
title On the Performance Intricacies of Persistent Memory Aware Storage Engines
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T04%3A27%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=On%20the%20Performance%20Intricacies%20of%20Persistent%20Memory%20Aware%20Storage%20Engines&rft.jtitle=IEEE%20transactions%20on%20knowledge%20and%20data%20engineering&rft.au=Chen,%20Zhiwen&rft.date=2023-10-01&rft.volume=35&rft.issue=10&rft.spage=1&rft.epage=19&rft.pages=1-19&rft.issn=1041-4347&rft.eissn=1558-2191&rft.coden=ITKEEH&rft_id=info:doi/10.1109/TKDE.2023.3248643&rft_dat=%3Cproquest_RIE%3E2865092476%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2865092476&rft_id=info:pmid/&rft_ieee_id=10091894&rfr_iscdi=true