Design parameter optimization for Hall sensor application

A Hall effect sensor using a 7 /spl mu/m, 1.7 /spl Omega/-cm bipolar process was successfully developed. The Hall sensor consists of various patterns, such as regular shapes, rectangles, diamond, hexagon and cross shapes, to optimize offset voltage and sensitivity for proper applications. In order t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chang-Sung Choi, Gi-Ho Cha, Hyun-Soon Kang, Chang-Sup Song
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 276 vol.1
container_issue
container_start_page 273
container_title
container_volume 1
creator Chang-Sung Choi
Gi-Ho Cha
Hyun-Soon Kang
Chang-Sup Song
description A Hall effect sensor using a 7 /spl mu/m, 1.7 /spl Omega/-cm bipolar process was successfully developed. The Hall sensor consists of various patterns, such as regular shapes, rectangles, diamond, hexagon and cross shapes, to optimize offset voltage and sensitivity for proper applications. In order to measure offset voltage at chip scale, the Agilent 4156C and nano-voltage meter were used and the best structure in offset voltage terms was finally selected by using a ceramic package. The patterns appear to be quadri-rectangular patterns entirely and three-parallelogram patterns. The measured offset voltages were found to be about 173/spl sim/365 /spl mu/V. Meanwhile, in the offset voltage, the standard deviation of the measured values is more important than the average value itself because the unfavorable offset voltages due to mainly misalignment between PISO and N+CONT can be easily overcome by the Hall IC fabrication with compensated processing circuitry. The standard deviation ranges from 78 to 188. The measured misalignment is about 0.32 /spl mu/m. After measuring the offset voltages, we checked the sensitivity by using the Lakeshore electromagnetic field measurement tool. We selected the best patterns for the sensitivity. The measured sensitivities are about 11/spl sim/18 mV/gauss. Furthermore, thermal drift was measured with increasing temperature and the values showed linearity ranging from 0 /spl deg/C to 120 /spl deg/C.
doi_str_mv 10.1109/MIEL.2002.1003192
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1003192</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1003192</ieee_id><sourcerecordid>1003192</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-e5bddfae5c3aab91689371b89ef85ad75ce1c0654b5994c82408b3acb442913a3</originalsourceid><addsrcrecordid>eNotj81Kw0AUhQdEqNY-gLjJCyTeOz_NzFJqtYWIG7sudyY3MpI_Mtno0xu0Z3MOfHA4R4h7hAIR3OPbcV8VEkAWCKDQyStxC6UFVUpl5EpsUvqCRdqglfpGuGdO8bPPRpqo45mnbBjn2MUfmuPQZ80wZQdq2yxxn5ZM49jG8MfuxHVDbeLNxdfi9LL_2B3y6v31uHuq8oilmXM2vq4bYhMUkXe4tU6V6K3jxhqqSxMYA2yN9sY5HZZRYL2i4LWWDhWptXj4743MfB6n2NH0fb68U78BkkW6</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design parameter optimization for Hall sensor application</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Chang-Sung Choi ; Gi-Ho Cha ; Hyun-Soon Kang ; Chang-Sup Song</creator><creatorcontrib>Chang-Sung Choi ; Gi-Ho Cha ; Hyun-Soon Kang ; Chang-Sup Song</creatorcontrib><description>A Hall effect sensor using a 7 /spl mu/m, 1.7 /spl Omega/-cm bipolar process was successfully developed. The Hall sensor consists of various patterns, such as regular shapes, rectangles, diamond, hexagon and cross shapes, to optimize offset voltage and sensitivity for proper applications. In order to measure offset voltage at chip scale, the Agilent 4156C and nano-voltage meter were used and the best structure in offset voltage terms was finally selected by using a ceramic package. The patterns appear to be quadri-rectangular patterns entirely and three-parallelogram patterns. The measured offset voltages were found to be about 173/spl sim/365 /spl mu/V. Meanwhile, in the offset voltage, the standard deviation of the measured values is more important than the average value itself because the unfavorable offset voltages due to mainly misalignment between PISO and N+CONT can be easily overcome by the Hall IC fabrication with compensated processing circuitry. The standard deviation ranges from 78 to 188. The measured misalignment is about 0.32 /spl mu/m. After measuring the offset voltages, we checked the sensitivity by using the Lakeshore electromagnetic field measurement tool. We selected the best patterns for the sensitivity. The measured sensitivities are about 11/spl sim/18 mV/gauss. Furthermore, thermal drift was measured with increasing temperature and the values showed linearity ranging from 0 /spl deg/C to 120 /spl deg/C.</description><identifier>ISBN: 0780372352</identifier><identifier>ISBN: 9780780372351</identifier><identifier>DOI: 10.1109/MIEL.2002.1003192</identifier><language>eng</language><publisher>IEEE</publisher><subject>Ceramics ; Chip scale packaging ; Design optimization ; Electromagnetic measurements ; Hall effect devices ; Measurement standards ; Semiconductor device measurement ; Shape ; Temperature measurement ; Voltage measurement</subject><ispartof>2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595), 2002, Vol.1, p.273-276 vol.1</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1003192$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,4036,4037,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1003192$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chang-Sung Choi</creatorcontrib><creatorcontrib>Gi-Ho Cha</creatorcontrib><creatorcontrib>Hyun-Soon Kang</creatorcontrib><creatorcontrib>Chang-Sup Song</creatorcontrib><title>Design parameter optimization for Hall sensor application</title><title>2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)</title><addtitle>MIEL</addtitle><description>A Hall effect sensor using a 7 /spl mu/m, 1.7 /spl Omega/-cm bipolar process was successfully developed. The Hall sensor consists of various patterns, such as regular shapes, rectangles, diamond, hexagon and cross shapes, to optimize offset voltage and sensitivity for proper applications. In order to measure offset voltage at chip scale, the Agilent 4156C and nano-voltage meter were used and the best structure in offset voltage terms was finally selected by using a ceramic package. The patterns appear to be quadri-rectangular patterns entirely and three-parallelogram patterns. The measured offset voltages were found to be about 173/spl sim/365 /spl mu/V. Meanwhile, in the offset voltage, the standard deviation of the measured values is more important than the average value itself because the unfavorable offset voltages due to mainly misalignment between PISO and N+CONT can be easily overcome by the Hall IC fabrication with compensated processing circuitry. The standard deviation ranges from 78 to 188. The measured misalignment is about 0.32 /spl mu/m. After measuring the offset voltages, we checked the sensitivity by using the Lakeshore electromagnetic field measurement tool. We selected the best patterns for the sensitivity. The measured sensitivities are about 11/spl sim/18 mV/gauss. Furthermore, thermal drift was measured with increasing temperature and the values showed linearity ranging from 0 /spl deg/C to 120 /spl deg/C.</description><subject>Ceramics</subject><subject>Chip scale packaging</subject><subject>Design optimization</subject><subject>Electromagnetic measurements</subject><subject>Hall effect devices</subject><subject>Measurement standards</subject><subject>Semiconductor device measurement</subject><subject>Shape</subject><subject>Temperature measurement</subject><subject>Voltage measurement</subject><isbn>0780372352</isbn><isbn>9780780372351</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj81Kw0AUhQdEqNY-gLjJCyTeOz_NzFJqtYWIG7sudyY3MpI_Mtno0xu0Z3MOfHA4R4h7hAIR3OPbcV8VEkAWCKDQyStxC6UFVUpl5EpsUvqCRdqglfpGuGdO8bPPRpqo45mnbBjn2MUfmuPQZ80wZQdq2yxxn5ZM49jG8MfuxHVDbeLNxdfi9LL_2B3y6v31uHuq8oilmXM2vq4bYhMUkXe4tU6V6K3jxhqqSxMYA2yN9sY5HZZRYL2i4LWWDhWptXj4743MfB6n2NH0fb68U78BkkW6</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Chang-Sung Choi</creator><creator>Gi-Ho Cha</creator><creator>Hyun-Soon Kang</creator><creator>Chang-Sup Song</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2002</creationdate><title>Design parameter optimization for Hall sensor application</title><author>Chang-Sung Choi ; Gi-Ho Cha ; Hyun-Soon Kang ; Chang-Sup Song</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-e5bddfae5c3aab91689371b89ef85ad75ce1c0654b5994c82408b3acb442913a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Ceramics</topic><topic>Chip scale packaging</topic><topic>Design optimization</topic><topic>Electromagnetic measurements</topic><topic>Hall effect devices</topic><topic>Measurement standards</topic><topic>Semiconductor device measurement</topic><topic>Shape</topic><topic>Temperature measurement</topic><topic>Voltage measurement</topic><toplevel>online_resources</toplevel><creatorcontrib>Chang-Sung Choi</creatorcontrib><creatorcontrib>Gi-Ho Cha</creatorcontrib><creatorcontrib>Hyun-Soon Kang</creatorcontrib><creatorcontrib>Chang-Sup Song</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chang-Sung Choi</au><au>Gi-Ho Cha</au><au>Hyun-Soon Kang</au><au>Chang-Sup Song</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design parameter optimization for Hall sensor application</atitle><btitle>2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)</btitle><stitle>MIEL</stitle><date>2002</date><risdate>2002</risdate><volume>1</volume><spage>273</spage><epage>276 vol.1</epage><pages>273-276 vol.1</pages><isbn>0780372352</isbn><isbn>9780780372351</isbn><abstract>A Hall effect sensor using a 7 /spl mu/m, 1.7 /spl Omega/-cm bipolar process was successfully developed. The Hall sensor consists of various patterns, such as regular shapes, rectangles, diamond, hexagon and cross shapes, to optimize offset voltage and sensitivity for proper applications. In order to measure offset voltage at chip scale, the Agilent 4156C and nano-voltage meter were used and the best structure in offset voltage terms was finally selected by using a ceramic package. The patterns appear to be quadri-rectangular patterns entirely and three-parallelogram patterns. The measured offset voltages were found to be about 173/spl sim/365 /spl mu/V. Meanwhile, in the offset voltage, the standard deviation of the measured values is more important than the average value itself because the unfavorable offset voltages due to mainly misalignment between PISO and N+CONT can be easily overcome by the Hall IC fabrication with compensated processing circuitry. The standard deviation ranges from 78 to 188. The measured misalignment is about 0.32 /spl mu/m. After measuring the offset voltages, we checked the sensitivity by using the Lakeshore electromagnetic field measurement tool. We selected the best patterns for the sensitivity. The measured sensitivities are about 11/spl sim/18 mV/gauss. Furthermore, thermal drift was measured with increasing temperature and the values showed linearity ranging from 0 /spl deg/C to 120 /spl deg/C.</abstract><pub>IEEE</pub><doi>10.1109/MIEL.2002.1003192</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0780372352
ispartof 2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595), 2002, Vol.1, p.273-276 vol.1
issn
language eng
recordid cdi_ieee_primary_1003192
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Ceramics
Chip scale packaging
Design optimization
Electromagnetic measurements
Hall effect devices
Measurement standards
Semiconductor device measurement
Shape
Temperature measurement
Voltage measurement
title Design parameter optimization for Hall sensor application
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T07%3A21%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20parameter%20optimization%20for%20Hall%20sensor%20application&rft.btitle=2002%2023rd%20International%20Conference%20on%20Microelectronics.%20Proceedings%20(Cat.%20No.02TH8595)&rft.au=Chang-Sung%20Choi&rft.date=2002&rft.volume=1&rft.spage=273&rft.epage=276%20vol.1&rft.pages=273-276%20vol.1&rft.isbn=0780372352&rft.isbn_list=9780780372351&rft_id=info:doi/10.1109/MIEL.2002.1003192&rft_dat=%3Cieee_6IE%3E1003192%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1003192&rfr_iscdi=true